diff --git a/README.md b/README.md index 134c29a16..8f68d9b50 100644 --- a/README.md +++ b/README.md @@ -31,12 +31,16 @@ These are the main features of Digital: See this [example](https://github.com/hneemann/digitalCustomComponents) for details. - Simple remote TCP interface which e.g. allows an [assembler IDE](https://github.com/hneemann/Assembler) to control the simulator. -- Components can be described using VHDL. The open source VHDL simulator [ghdl](http://ghdl.free.fr/) is required to +- Components can be described using VHDL. The open source VHDL simulator [ghdl](http://ghdl.free.fr/) is required to simulate a VHDL defined component. The ghdl source code is also available at [GitHub](https://github.com/ghdl/ghdl). -- Export to VHDL: A circuit can be exported to VHDL. There is also support for the +- Components can be described using Verilog. The open source Verilog simulator [iVerilog](http://iverilog.icarus.com/) is required to + simulate a Verilog defined component. The IVerilog source code is also available at [GitHub](https://github.com/steveicarus/iverilog). +- Export to VHDL: A circuit can be exported to VHDL. There is also support for the [BASYS3 Board](https://reference.digilentinc.com/reference/programmable-logic/basys-3/start). See the documentation for details. The examples folder contains a variant of the example CPU, which runs on a BASYS3 board. -- Direct export of JEDEC files which you can flash to a [GAL16v8](https://www.microchip.com/wwwproducts/en/ATF16V8C) +- Export to Verilog is also possible: Special thanks to Ivan de Jesus Deras, who has implemented the Verilog code generator + and all the necessary Verilog templates! +- Direct export of JEDEC files which you can flash to a [GAL16v8](https://www.microchip.com/wwwproducts/en/ATF16V8C) or a [GAL22v10](https://www.microchip.com/wwwproducts/en/ATF22V10C). These chips are somewhat outdated (introduced in 1985!) but sufficient for beginners exercises, easy to understand and well documented. Also the [ATF150x](https://www.microchip.com/design-centers/programmable-logic/spld-cpld/cpld-atf15xx-family) chips are