TheCloud/Digital
1
0
Fork 0
mirror of https://github.com/hneemann/Digital.git synced 2025-09-12 06:15:32 -04:00
Code Issues Packages Projects Releases Wiki Activity

updated release notes

Browse Source
This commit is contained in:
hneemann 2018-03-27 15:02:09 +02:00
parent f3e1a5fed4
commit 0ffa88f10d
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@ -66,7 +66,7 @@ You can also send a private message to [digital-simulator@web.de](mailto:digital
Prior to the development of Digital, I used [Logisim](http://www.cburch.com/logisim/), developed by Carl Burch.
If you are familiar with Logisim you will recognize the wire color scheme.
Logisim is an excellent and proven tool for teaching purposes, that has been actively developed until 2011.
Logisim is a excellent and proven tool for teaching purposes, that has been actively developed until 2011.
In 2013 Carl Burch has started the development of a new simulator called [Toves](http://www.toves.org/).
In his [blog](http://www.toves.org/blog/) he explained why he decided to develop a new simulator instead of improving Logisim.
In short: There are weaknesses in Logisims architecture which are too difficult to overcome.
@ -84,7 +84,7 @@ But as far as I know, these projects do not work on solving the architectural di
They are more about adding features and fixing bugs. In [Logisim-Evolution](https://github.com/reds-heig/logisim-evolution),
for example, a VHDL/Verilog export was added.
So I decided to implement a new simulator completely from scratch and started the implementation of Digital in march 2016.
So I also decided to implement a new simulator completely from scratch and started the implementation of Digital in march 2016.
In the meantime a development level has been reached which is comparable to Logisim.
In some areas (performance, testing of circuits, circuit analysis, hardware support) Logisim has already been exceeded.

8
distribution/ReleaseNotes.txt
View File

@ -8,11 +8,11 @@ HEAD, planed as v0.18
Now a bus can have different high z states for the different lines on the bus.
- Added new text formatting engine which supports overline, super- and subscript.
Try "~Q_{n+1}^1" as an output label.
- When a circuit containing a ROM/EEPROM is embedded multiple times, it is now possible
to define different ROM/EEPROM contents in each embedded instance.
- When a circuit containing a ROM/EEPROM is embedded multiple times, it is now
possible to define different ROM/EEPROM contents in each embedded instance.
- It's possible to test circuits with a high-z input which can act as an output.
- An embedded circuit that is used in the library and whose name ends with '-inc.dig'
is not shown in either the component menu or the tree view.
- An embedded circuit that is used in the library and whose name ends with
'-inc.dig' is not shown in either the component menu or the tree view.
- Added ICs 74181, 74779, 7440 and 7428
- Added a simple bidirectional splitter.
- Added a monoflop.