updated the release notes

This commit is contained in:
hneemann 2018-06-11 16:43:21 +02:00
parent 04b0fd04f4
commit 814c703a9e

View File

@ -4,6 +4,8 @@ HEAD, planned as v0.19
- Added a tabbed pane to the attributes dialog to make it more beginner friendly.
- Added support for asynchronous sequential circuits such as the Muller-pipeline.
Take a look at the new asynchronous examples for illustration.
- Added export to Verilog. Special thanks to Ivan de Jesus Deras Tabora, who has
implemented the Verilog code generator and all the necessary Verilog templates!
- All examples are translated to english.
- A "test all" function has been added to start all tests in all circuits in
the current folder.