mirror of
https://github.com/hneemann/Digital.git
synced 2025-09-15 15:58:41 -04:00
updated the release notes
This commit is contained in:
parent
04b0fd04f4
commit
814c703a9e
@ -4,6 +4,8 @@ HEAD, planned as v0.19
|
||||
- Added a tabbed pane to the attributes dialog to make it more beginner friendly.
|
||||
- Added support for asynchronous sequential circuits such as the Muller-pipeline.
|
||||
Take a look at the new asynchronous examples for illustration.
|
||||
- Added export to Verilog. Special thanks to Ivan de Jesus Deras Tabora, who has
|
||||
implemented the Verilog code generator and all the necessary Verilog templates!
|
||||
- All examples are translated to english.
|
||||
- A "test all" function has been added to start all tests in all circuits in
|
||||
the current folder.
|
||||
|
Loading…
x
Reference in New Issue
Block a user