mirror of
https://github.com/hneemann/Digital.git
synced 2025-09-12 14:26:09 -04:00
updates the release notes
This commit is contained in:
parent
914bdaddb1
commit
85a4b16673
@ -9,6 +9,7 @@ HEAD, planned as v0.26
|
||||
- If a high-z value is connected to a logic gate input, the read value
|
||||
is undefined.
|
||||
- It is now possible to use a probe as output in a test case.
|
||||
- Adds undo to text fields
|
||||
- Fixed a bug in the Demuxer Verilog template that causes problems
|
||||
when using multiple demuxers in the same circuit.
|
||||
- Generic circuits are easier to debug: It is possible now to create
|
||||
|
Loading…
x
Reference in New Issue
Block a user