TheCloud/Digital
1
0
Fork 0
mirror of https://github.com/hneemann/Digital.git synced 2025-09-17 17:04:42 -04:00
Code Issues Packages Projects Releases Wiki Activity

removed some whitespaces

Browse Source
This commit is contained in:
hneemann 2018-02-04 10:36:02 +01:00
parent 97a0dc93ab
commit d882b0197f
1 changed files with 5 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/test/resources/docu/static_en.xml
View File

@ -240,7 +240,7 @@
</par>
</subchapter>
</chapter>
<chapter name="Circuit analysis and synthesis">
<chapter name="Circuit Analysis and Synthesis">
<par>
A circuit can be analyzed via the menu entry <e>Analysis</e>. A truth table is generated for purely
combinatorial circuits. This truth table can be edited as desired.
@ -358,9 +358,6 @@
the board clock accordingly.
If the clock frequency selected in the circuit exceeds 37kHz, the MMCM unit of the
Artix-7 is used for clock generation.
<!--Therefore, if a circuit which depends on a synchronous clock
distribution like a processor is exported to VHDL, the circuit clock frequency should be set to a value
above 37kHz.-->
This ensures that the FPGA resources provided for the clock distribution are used.
This allows the included example processor to run at 20MHz and if you can do without the
multiplier also 30HMz is possible.