mirror of
https://github.com/hneemann/Digital.git
synced 2025-09-15 15:58:41 -04:00
updates the release notes
This commit is contained in:
parent
6acf49138d
commit
ef2dc3b7b0
@ -5,7 +5,9 @@ HEAD, planned as v0.26
|
||||
- Improved the layout of fsm transitions in the fsm editor.
|
||||
- Added French translation. Special thanks to Nicolas Maltais who
|
||||
provided the translation.
|
||||
- Added a "Not Connected" component, to output a constant high-z value.
|
||||
- Added a "Not Connected" component to output a constant high-z value.
|
||||
- If a high-z value is connected to a logic gate input, the read value
|
||||
is undefined.
|
||||
- Fixed a bug in the Demuxer Verilog template that causes problems
|
||||
when using multiple demuxers in the same circuit.
|
||||
- Generic circuits are easier to debug: It is possible now to create
|
||||
|
Loading…
x
Reference in New Issue
Block a user