3335 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
hneemann	3f9d7bc53a	preserve the bus state of the outputs	2018-11-25 15:34:40 +01:00
hneemann	42d159f853	added a counter creator	2018-11-25 12:22:30 +01:00
hneemann	0938102cf7	added some examples	2018-11-24 22:42:33 +01:00
hneemann	83fcfe6bb9	updated the release notes	2018-11-24 22:02:16 +01:00
hneemann	730a546419	allows multi bit outputs	2018-11-24 21:45:22 +01:00
hneemann	b8ab4a526e	better init state handling	2018-11-24 21:23:53 +01:00
hneemann	37ddaf01f6	fixed a repaint bug	2018-11-24 18:48:55 +01:00
hneemann	cbf66868b3	added svg export	2018-11-24 17:58:00 +01:00
hneemann	9e6b4d9c65	added support for Mealy FSMs	2018-11-24 15:19:34 +01:00
hneemann	c6f1b5ce13	a rough fsm editor is working	2018-11-24 13:01:34 +01:00
hneemann	66a11ff89a	maven build is working again	2018-11-23 23:16:06 +01:00
hneemann	4626305617	first simple editor is working	2018-11-23 22:44:08 +01:00
hneemann	6f50da1b0e	some small improvements	2018-11-23 21:15:02 +01:00
hneemann	63b4be22f8	added "equal" and "not equal" to expression parser	2018-11-23 13:04:34 +01:00
hneemann	a66544fe52	more consistent handling of the condition	2018-11-22 22:30:09 +01:00
hneemann	f79cb42c44	added some test cases	2018-11-22 21:52:27 +01:00
hneemann	2cbaeb7348	added a raster for states	2018-11-22 20:46:03 +01:00
hneemann	d975e49e29	allows transitions to self	2018-11-22 20:11:53 +01:00
hneemann	e83dd45d71	added some editing function	2018-11-22 18:21:52 +01:00
hneemann	ec1511258d	added truth table generation	2018-11-22 12:44:28 +01:00
hneemann	a0c134b01d	playing around with fsm generation	2018-11-21 18:47:20 +01:00
hneemann	03e048ee5e	improved error messages; see #215	2018-11-21 11:03:29 +01:00
hneemann	5ba0d6f84b	added some test cases	2018-11-21 10:26:13 +01:00
hneemann	494623d005	renamed some variables	2018-11-10 10:31:18 +01:00
hneemann	7edbd89673	tests also the verilog templates to be parsable	2018-11-09 11:12:19 +01:00
hneemann	7bcdecd434	allow 0x prefix in hex files, closes #213	2018-11-09 08:12:47 +01:00
XinJun Ma	337267a0a3	fix build error "can't find or load main class org.apache.maven.surefire.booter.ForkedBooter" (#211)	2018-11-08 18:47:07 +01:00
hneemann	518f8e5bcd	fixed line ending issues in hdl generator tests	2018-11-07 16:49:07 +01:00
hneemann	0bcebeaf5e	simplified the switches	2018-11-07 16:44:00 +01:00
hneemann	7d23173bf7	all tests are working again	2018-11-07 09:46:04 +01:00
hneemann	a083e82070	most tests are working again	2018-11-07 09:12:27 +01:00
hneemann	4b576d4285	most tests are working again	2018-11-07 09:07:23 +01:00
hneemann	181803bc78	moved to 3 dt switch ObservableValues	2018-11-07 07:52:02 +01:00
hneemann	eb703e05e6	added a switch test case	2018-11-06 13:54:16 +01:00
hneemann	dd45c4ba57	reordering of switches menu	2018-11-04 14:42:10 +01:00
hneemann	59f42937b0	allows unconnected switch pins	2018-11-04 11:40:11 +01:00
hneemann	10b9782903	refactoring of relays and switches, closes #177	2018-11-03 17:29:47 +01:00
hneemann	6afeddf3ce	added a new constructor	2018-11-02 13:33:00 +01:00
hneemann	939ee8732d	added new matrix transforms and closes #146	2018-11-02 11:17:13 +01:00
hneemann	9d7cc23c47	added a comment	2018-11-01 10:21:08 +01:00
hneemann	ad8b524d5f	added a keyboard io-component to the processor	2018-10-27 10:33:56 +02:00
hneemann	4dd43b0736	fixes #203	2018-10-26 13:18:20 +02:00
hneemann	f037aff648	added signed multiply to VHDL and verilog	2018-10-25 18:51:51 +02:00
hneemann	1ef05c5a63	added signed multiply to VHDL and verilog	2018-10-25 18:44:59 +02:00
hneemann	55e3ae20d0	updated the release notes	2018-10-25 12:56:59 +02:00
hneemann	4c8a7fe80a	adds a divider, closes #201	2018-10-25 12:50:07 +02:00
hneemann	2a661b894e	allow signed multiplications	2018-10-25 12:34:47 +02:00
hneemann	ef73486231	fixed a GUI test case	2018-10-25 07:18:44 +02:00
hneemann	9976d2ae08	fixes #202	2018-10-25 07:08:43 +02:00
hneemann	47fec320ee	shows measured frequency if clock is set to a value above 2kHz	2018-10-23 18:29:14 +02:00