TheCloud/rvalp
1
0
Fork 0
mirror of https://github.com/johnwinans/rvalp.git synced 2025-09-27 05:04:39 -04:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #7 from vazhnov/Fix_typo_register

Browse Source 
Fix a typo in chapter "4.2.4 Adding a 12-bit Signed Value": t1 → t0
This commit is contained in:
John Winans 2023-06-12 06:45:43 -05:00 committed by GitHub
commit 43fe02e83d
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
book/programs/chapter.tex
View File

@ -173,7 +173,7 @@ For example, to set \reg{t3} to zero:
{\small {\small
\begin{verbatim} \begin{verbatim}
addi t0, zero, 4 # t0 = 4 addi t0, zero, 4 # t0 = 4
addi t1, t1, 100 # t1 = 104 addi t0, t0, 100 # t0 = 104
addi t0, zero, 0x123 # t0 = 0x123 addi t0, zero, 0x123 # t0 = 0x123
addi t0, t0, 0xfff # t0 = 0x122 (subtract 1) addi t0, t0, 0xfff # t0 = 0x122 (subtract 1)