TheCloud/rvalp
1
0
Fork 0
mirror of https://github.com/johnwinans/rvalp.git synced 2025-09-29 14:11:14 -04:00
Code Issues Packages Projects Releases Wiki Activity

Fix a typo in chapter "4.2.4 Adding a 12-bit Signed Value": t1 → t0

Browse Source
This commit is contained in:
Alexey Vazhnov 2023-04-05 00:09:24 +02:00
parent 53209b567f
commit c33a86fc13
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
book/programs/chapter.tex
View File

@ -173,7 +173,7 @@ For example, to set \reg{t3} to zero:
{\small {\small
\begin{verbatim} \begin{verbatim}
addi t0, zero, 4 # t0 = 4 addi t0, zero, 4 # t0 = 4
addi t1, t1, 100 # t1 = 104 addi t0, t0, 100 # t0 = 104
addi t0, zero, 0x123 # t0 = 0x123 addi t0, zero, 0x123 # t0 = 0x123
addi t0, t0, 0xfff # t0 = 0x122 (subtract 1) addi t0, t0, 0xfff # t0 = 0x122 (subtract 1)