mirror of
https://github.com/johnwinans/rvalp.git
synced 2025-09-28 05:32:38 -04:00
Correct lh to lw in code lw example.
This commit is contained in:
parent
3700cd676c
commit
dd1026f71a
@ -746,7 +746,7 @@ of \verb@rs1@ and \verb@imm_i@.
|
|||||||
|
|
||||||
For example, given the memory contents shown in \autoref{Figure:imm:memory:dump},
|
For example, given the memory contents shown in \autoref{Figure:imm:memory:dump},
|
||||||
if register \verb@x13@ = \verb@0x00002650@ then the instruction
|
if register \verb@x13@ = \verb@0x00002650@ then the instruction
|
||||||
\verb@lh x12,-4(x13)@ will set \verb@x12@ to the value \verb@4307a503@.
|
\verb@lw x12,-4(x13)@ will set \verb@x12@ to the value \verb@4307a503@.
|
||||||
|
|
||||||
|
|
||||||
\item\instructionHeader{ori\ \ \ rd,rs1,imm}
|
\item\instructionHeader{ori\ \ \ rd,rs1,imm}
|
||||||
|
Loading…
x
Reference in New Issue
Block a user