mirror of
https://github.com/Stichting-MINIX-Research-Foundation/pkgsrc-ng.git
synced 2025-08-03 09:48:00 -04:00
5 lines
224 B
Plaintext
5 lines
224 B
Plaintext
Cver is a full 1995 IEEE P1364 standard Verilog simulator. It also
|
|
implements some of the 2001 P1364 standard features. All three
|
|
PLI interfaces (tf_, acc_, and vpi_) are implemented as defined
|
|
in the IEEE 2001 P1364 LRM.
|