mirror of
https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git
synced 2025-09-09 20:18:54 -04:00
ARM: OMAP3: Remove unused define SDRC_R_C_B
This patch removes the unused definition of SDRC_R_C_B from the config files. Acked-by: Enric Balletbo i Serra <eballetbo@iseebcn.com> Acked-by: Igor Grinberg <grinberg@compulab.co.il> Signed-off-by: Thomas Weber <weber@corscience.de> Acked-by: Luca Ceresoli <luca.ceresoli@comelit.it> Acked-by: Tom Rini <trini@ti.com>
This commit is contained in:
parent
8152c6f6f5
commit
0997561de9
@ -277,9 +277,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
/*-----------------------------------------------------------------------
|
||||||
* FLASH and environment organization
|
* FLASH and environment organization
|
||||||
*/
|
*/
|
||||||
|
@ -276,9 +276,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
/*-----------------------------------------------------------------------
|
||||||
* FLASH and environment organization
|
* FLASH and environment organization
|
||||||
*/
|
*/
|
||||||
|
@ -295,9 +295,6 @@
|
|||||||
#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
|
#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
|
||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
/*-----------------------------------------------------------------------
|
||||||
* FLASH and environment organization
|
* FLASH and environment organization
|
||||||
*/
|
*/
|
||||||
|
@ -286,9 +286,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (128 << 20) /* at least 128 MiB */
|
#define PHYS_SDRAM_1_SIZE (128 << 20) /* at least 128 MiB */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/* NAND and environment organization */
|
/* NAND and environment organization */
|
||||||
#define PISMO1_NAND_SIZE GPMC_SIZE_128M
|
#define PISMO1_NAND_SIZE GPMC_SIZE_128M
|
||||||
|
|
||||||
|
@ -281,9 +281,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
/*-----------------------------------------------------------------------
|
||||||
* FLASH and environment organization
|
* FLASH and environment organization
|
||||||
*/
|
*/
|
||||||
|
@ -237,9 +237,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 meg */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 meg */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* FLASH and environment organization
|
* FLASH and environment organization
|
||||||
*/
|
*/
|
||||||
|
@ -235,9 +235,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 meg */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 meg */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* FLASH and environment organization
|
* FLASH and environment organization
|
||||||
*/
|
*/
|
||||||
|
@ -349,9 +349,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
/*-----------------------------------------------------------------------
|
||||||
* FLASH and environment organization
|
* FLASH and environment organization
|
||||||
*/
|
*/
|
||||||
|
@ -73,9 +73,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20)
|
#define PHYS_SDRAM_1_SIZE (32 << 20)
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C
|
|
||||||
|
|
||||||
/* Limits for memtest */
|
/* Limits for memtest */
|
||||||
#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
|
#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
|
||||||
#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
|
#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
|
||||||
|
@ -269,9 +269,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
#define CONFIG_ENV_IS_NOWHERE 1
|
#define CONFIG_ENV_IS_NOWHERE 1
|
||||||
|
|
||||||
/*----------------------------------------------------------------------------
|
/*----------------------------------------------------------------------------
|
||||||
|
@ -256,9 +256,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
/*-----------------------------------------------------------------------
|
||||||
* FLASH and environment organization
|
* FLASH and environment organization
|
||||||
*/
|
*/
|
||||||
|
@ -240,9 +240,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
#define CONFIG_SYS_TEXT_BASE 0x80008000
|
#define CONFIG_SYS_TEXT_BASE 0x80008000
|
||||||
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
||||||
#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
|
#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
|
||||||
|
@ -322,9 +322,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 meg */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 meg */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*--------------------------------------------------------------------------*/
|
/*--------------------------------------------------------------------------*/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
|
@ -271,9 +271,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
/*-----------------------------------------------------------------------
|
||||||
* FLASH and environment organization
|
* FLASH and environment organization
|
||||||
*/
|
*/
|
||||||
|
@ -239,9 +239,6 @@
|
|||||||
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
||||||
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
||||||
|
|
||||||
/* SDRAM Bank Allocation method */
|
|
||||||
#define SDRC_R_B_C 1
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
/*-----------------------------------------------------------------------
|
||||||
* FLASH and environment organization
|
* FLASH and environment organization
|
||||||
*/
|
*/
|
||||||
|
Loading…
x
Reference in New Issue
Block a user