mirror of
https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git
synced 2025-09-10 12:39:22 -04:00
Blackfin: bf527-ezkit: convert to portmux framework
Rather than bang MMRs directly, use the new portmux framework to handle the details. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
This commit is contained in:
parent
d1f49b4364
commit
22e6440586
@ -12,6 +12,7 @@
|
|||||||
#include <net.h>
|
#include <net.h>
|
||||||
#include <netdev.h>
|
#include <netdev.h>
|
||||||
#include <asm/blackfin.h>
|
#include <asm/blackfin.h>
|
||||||
|
#include <asm/gpio.h>
|
||||||
#include <asm/net.h>
|
#include <asm/net.h>
|
||||||
#include <asm/mach-common/bits/otp.h>
|
#include <asm/mach-common/bits/otp.h>
|
||||||
|
|
||||||
@ -75,9 +76,7 @@ void board_musb_init(void)
|
|||||||
/*
|
/*
|
||||||
* BF527 EZ-KITs require PG13 to be high for HOST mode
|
* BF527 EZ-KITs require PG13 to be high for HOST mode
|
||||||
*/
|
*/
|
||||||
bfin_write_PORTG_FER(bfin_read_PORTG_FER() & ~PG13);
|
gpio_request(GPIO_PG13, "musb-vbus");
|
||||||
bfin_write_PORTGIO_DIR(bfin_read_PORTGIO_DIR() | PG13);
|
gpio_direction_output(GPIO_PG13, 1);
|
||||||
bfin_write_PORTGIO_SET(PG13);
|
|
||||||
SSYNC();
|
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
|
@ -11,6 +11,7 @@
|
|||||||
#include <config.h>
|
#include <config.h>
|
||||||
#include <malloc.h>
|
#include <malloc.h>
|
||||||
#include <asm/blackfin.h>
|
#include <asm/blackfin.h>
|
||||||
|
#include <asm/portmux.h>
|
||||||
#include <asm/mach-common/bits/dma.h>
|
#include <asm/mach-common/bits/dma.h>
|
||||||
#include <spi.h>
|
#include <spi.h>
|
||||||
#include <linux/types.h>
|
#include <linux/types.h>
|
||||||
@ -171,13 +172,11 @@ void DisablePPI(void)
|
|||||||
|
|
||||||
void Init_Ports(void)
|
void Init_Ports(void)
|
||||||
{
|
{
|
||||||
*pPORTF_MUX &= ~PORT_x_MUX_0_MASK;
|
const unsigned short pins[] = {
|
||||||
*pPORTF_MUX |= PORT_x_MUX_0_FUNC_1;
|
P_PPI0_D0, P_PPI0_D1, P_PPI0_D2, P_PPI0_D3, P_PPI0_D4,
|
||||||
*pPORTF_FER |= PF0 | PF1 | PF2 | PF3 | PF4 | PF5 | PF6 | PF7;
|
P_PPI0_D5, P_PPI0_D6, P_PPI0_D7, P_PPI0_FS2, 0,
|
||||||
|
};
|
||||||
*pPORTG_MUX &= ~PORT_x_MUX_1_MASK;
|
peripheral_request_list(pins, "lcd");
|
||||||
*pPORTG_MUX |= PORT_x_MUX_1_FUNC_1;
|
|
||||||
*pPORTG_FER |= PG5;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
void Init_PPI(void)
|
void Init_PPI(void)
|
||||||
|
Loading…
x
Reference in New Issue
Block a user