mirror of
https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git
synced 2025-09-13 05:55:02 -04:00
ColdFire: Update FlexBus CS for MCF532x
Definition update and change from 16bit to 32bit Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com> Signed-off by: John Rigby <jrigby@freescale.com>
This commit is contained in:
parent
2e72ad0644
commit
320d61991f
@ -63,10 +63,10 @@ static void nand_hwcontrol(struct mtd_info *mtdinfo, int cmd)
|
|||||||
nand_baseaddr |= CLR_ALE;
|
nand_baseaddr |= CLR_ALE;
|
||||||
break;
|
break;
|
||||||
case NAND_CTL_SETWP:
|
case NAND_CTL_SETWP:
|
||||||
fbcs->csmr2 |= CSMR_WP;
|
fbcs->csmr2 |= FBCS_CSMR_WP;
|
||||||
break;
|
break;
|
||||||
case NAND_CTL_CLRWP:
|
case NAND_CTL_CLRWP:
|
||||||
fbcs->csmr2 &= ~CSMR_WP;
|
fbcs->csmr2 &= ~FBCS_CSMR_WP;
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
this->IO_ADDR_W = (void __iomem *)(nand_baseaddr);
|
this->IO_ADDR_W = (void __iomem *)(nand_baseaddr);
|
||||||
|
@ -213,7 +213,7 @@
|
|||||||
|
|
||||||
#ifdef NANDFLASH_SIZE
|
#ifdef NANDFLASH_SIZE
|
||||||
# define CFG_MAX_NAND_DEVICE 1
|
# define CFG_MAX_NAND_DEVICE 1
|
||||||
# define CFG_NAND_BASE (CFG_CS2_BASE << 16)
|
# define CFG_NAND_BASE CFG_CS2_BASE
|
||||||
# define CFG_NAND_SIZE 1
|
# define CFG_NAND_SIZE 1
|
||||||
# define CFG_NAND_BASE_LIST { CFG_NAND_BASE }
|
# define CFG_NAND_BASE_LIST { CFG_NAND_BASE }
|
||||||
# define NAND_MAX_CHIPS 1
|
# define NAND_MAX_CHIPS 1
|
||||||
@ -224,7 +224,7 @@
|
|||||||
# define CONFIG_JFFS2_PART_OFFSET 0x00000000
|
# define CONFIG_JFFS2_PART_OFFSET 0x00000000
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#define CFG_FLASH_BASE (CFG_CS0_BASE << 16)
|
#define CFG_FLASH_BASE CFG_CS0_BASE
|
||||||
|
|
||||||
/* Configuration for environment
|
/* Configuration for environment
|
||||||
* Environment is embedded in u-boot in the second sector of the flash
|
* Environment is embedded in u-boot in the second sector of the flash
|
||||||
@ -254,12 +254,12 @@
|
|||||||
#define CFG_CS0_MASK 0x007f0001
|
#define CFG_CS0_MASK 0x007f0001
|
||||||
#define CFG_CS0_CTRL 0x00001fa0
|
#define CFG_CS0_CTRL 0x00001fa0
|
||||||
|
|
||||||
#define CFG_CS1_BASE 0x1000
|
#define CFG_CS1_BASE 0x10000000
|
||||||
#define CFG_CS1_MASK 0x001f0001
|
#define CFG_CS1_MASK 0x001f0001
|
||||||
#define CFG_CS1_CTRL 0x002A3780
|
#define CFG_CS1_CTRL 0x002A3780
|
||||||
|
|
||||||
#ifdef NANDFLASH_SIZE
|
#ifdef NANDFLASH_SIZE
|
||||||
#define CFG_CS2_BASE 0x2000
|
#define CFG_CS2_BASE 0x20000000
|
||||||
#define CFG_CS2_MASK ((NANDFLASH_SIZE << 20) | 1)
|
#define CFG_CS2_MASK ((NANDFLASH_SIZE << 20) | 1)
|
||||||
#define CFG_CS2_CTRL 0x00001f60
|
#define CFG_CS2_CTRL 0x00001f60
|
||||||
#endif
|
#endif
|
||||||
|
Loading…
x
Reference in New Issue
Block a user