mirror of
https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git
synced 2025-09-13 05:55:02 -04:00
gpio: tegra2: rename tegra2_gpio.* to tegra_gpio.*
In anticipation of Tegra3 support, continue removing/renaming Tegra2-specific files. No functional changes (yet). Updated copyrights to 2012. Signed-off-by: Tom Warren <twarren@nvidia.com>
This commit is contained in:
parent
3f82d89d3d
commit
52a8b82074
@ -2,6 +2,7 @@
|
|||||||
* Copyright (c) 2011, Google Inc. All rights reserved.
|
* Copyright (c) 2011, Google Inc. All rights reserved.
|
||||||
* See file CREDITS for list of people who contributed to this
|
* See file CREDITS for list of people who contributed to this
|
||||||
* project.
|
* project.
|
||||||
|
* Portions Copyright 2011-2012 NVIDIA Corporation
|
||||||
*
|
*
|
||||||
* This program is free software; you can redistribute it and/or
|
* This program is free software; you can redistribute it and/or
|
||||||
* modify it under the terms of the GNU General Public License as
|
* modify it under the terms of the GNU General Public License as
|
||||||
@ -19,8 +20,8 @@
|
|||||||
* MA 02111-1307 USA
|
* MA 02111-1307 USA
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#ifndef _TEGRA2_GPIO_H_
|
#ifndef _TEGRA_GPIO_H_
|
||||||
#define _TEGRA2_GPIO_H_
|
#define _TEGRA_GPIO_H_
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* The Tegra 2x GPIO controller has 224 GPIOs arranged in 7 banks of 4 ports,
|
* The Tegra 2x GPIO controller has 224 GPIOs arranged in 7 banks of 4 ports,
|
||||||
@ -286,4 +287,4 @@ enum gpio_pin {
|
|||||||
void gpio_info(void);
|
void gpio_info(void);
|
||||||
|
|
||||||
#define gpio_status() gpio_info()
|
#define gpio_status() gpio_info()
|
||||||
#endif /* TEGRA2_GPIO_H_ */
|
#endif /* TEGRA_GPIO_H_ */
|
||||||
|
@ -35,7 +35,7 @@ COBJS-$(CONFIG_PCA953X) += pca953x.o
|
|||||||
COBJS-$(CONFIG_PCA9698) += pca9698.o
|
COBJS-$(CONFIG_PCA9698) += pca9698.o
|
||||||
COBJS-$(CONFIG_S5P) += s5p_gpio.o
|
COBJS-$(CONFIG_S5P) += s5p_gpio.o
|
||||||
COBJS-$(CONFIG_SANDBOX_GPIO) += sandbox.o
|
COBJS-$(CONFIG_SANDBOX_GPIO) += sandbox.o
|
||||||
COBJS-$(CONFIG_TEGRA2_GPIO) += tegra2_gpio.o
|
COBJS-$(CONFIG_TEGRA_GPIO) += tegra_gpio.o
|
||||||
COBJS-$(CONFIG_DA8XX_GPIO) += da8xx_gpio.o
|
COBJS-$(CONFIG_DA8XX_GPIO) += da8xx_gpio.o
|
||||||
COBJS-$(CONFIG_ALTERA_PIO) += altera_pio.o
|
COBJS-$(CONFIG_ALTERA_PIO) += altera_pio.o
|
||||||
COBJS-$(CONFIG_MPC83XX_GPIO) += mpc83xx_gpio.o
|
COBJS-$(CONFIG_MPC83XX_GPIO) += mpc83xx_gpio.o
|
||||||
|
@ -1,6 +1,6 @@
|
|||||||
/*
|
/*
|
||||||
* NVIDIA Tegra2 GPIO handling.
|
* NVIDIA Tegra2 GPIO handling.
|
||||||
* (C) Copyright 2010,2011
|
* (C) Copyright 2010-2012
|
||||||
* NVIDIA Corporation <www.nvidia.com>
|
* NVIDIA Corporation <www.nvidia.com>
|
||||||
*
|
*
|
||||||
* See file CREDITS for list of people who contributed to this
|
* See file CREDITS for list of people who contributed to this
|
@ -1,5 +1,5 @@
|
|||||||
/*
|
/*
|
||||||
* (C) Copyright 2010,2011
|
* (C) Copyright 2010-2012
|
||||||
* NVIDIA Corporation <www.nvidia.com>
|
* NVIDIA Corporation <www.nvidia.com>
|
||||||
*
|
*
|
||||||
* See file CREDITS for list of people who contributed to this
|
* See file CREDITS for list of people who contributed to this
|
||||||
@ -190,6 +190,6 @@
|
|||||||
CONFIG_SYS_INIT_RAM_SIZE - \
|
CONFIG_SYS_INIT_RAM_SIZE - \
|
||||||
GENERATED_GBL_DATA_SIZE)
|
GENERATED_GBL_DATA_SIZE)
|
||||||
|
|
||||||
#define CONFIG_TEGRA2_GPIO
|
#define CONFIG_TEGRA_GPIO
|
||||||
#define CONFIG_CMD_GPIO
|
#define CONFIG_CMD_GPIO
|
||||||
#endif /* __TEGRA2_COMMON_H */
|
#endif /* __TEGRA2_COMMON_H */
|
||||||
|
Loading…
x
Reference in New Issue
Block a user