minix/u-boot
1
0
Fork 0
mirror of https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git synced 2025-09-13 22:16:45 -04:00
Code Issues Packages Projects Releases Wiki Activity

Fix TLB setup for Ocotea board

Browse Source 
Patch by Stefan Roese, 30 Sep 2006
This commit is contained in:
Stefan Roese 2006-10-04 07:12:49 +02:00
parent d373325efd
commit 56fb6ba179
2 changed files with 33 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
CHANGELOG
View File

@ -2,6 +2,9 @@
Changes since U-Boot 1.1.4: Changes since U-Boot 1.1.4:
====================================================================== ======================================================================
* Fix TLB setup for Ocotea board
Patch by Stefan Roese, 30 Sep 2006
* Fix reset problem in sequoia sdram init code * Fix reset problem in sequoia sdram init code
Patch by Stefan Roese, 23 Sep 2006 Patch by Stefan Roese, 23 Sep 2006

6
board/amcc/ocotea/init.S
View File

@ -25,6 +25,7 @@
/* General */ /* General */
#define TLB_VALID 0x00000200 #define TLB_VALID 0x00000200
#define _256M 0x10000000
/* Supported page sizes */ /* Supported page sizes */
@ -34,6 +35,7 @@
#define SZ_64K 0x00000030 #define SZ_64K 0x00000030
#define SZ_256K 0x00000040 #define SZ_256K 0x00000040
#define SZ_1M 0x00000050 #define SZ_1M 0x00000050
#define SZ_8M 0x00000060
#define SZ_16M 0x00000070 #define SZ_16M 0x00000070
#define SZ_256M 0x00000090 #define SZ_256M 0x00000090
@ -91,7 +93,9 @@ tlbtab:
tlbentry( CFG_ISRAM_BASE, SZ_4K, 0x80000000, 0, AC_R|AC_W|AC_X ) tlbentry( CFG_ISRAM_BASE, SZ_4K, 0x80000000, 0, AC_R|AC_W|AC_X )
tlbentry( CFG_ISRAM_BASE + 0x1000, SZ_4K, 0x80001000, 0, AC_R|AC_W|AC_X ) tlbentry( CFG_ISRAM_BASE + 0x1000, SZ_4K, 0x80001000, 0, AC_R|AC_W|AC_X )
tlbentry( CFG_SDRAM_BASE, SZ_256M, 0x00000000, 0, AC_R|AC_W|AC_X|SA_G|SA_I ) tlbentry( CFG_SDRAM_BASE, SZ_256M, 0x00000000, 0, AC_R|AC_W|AC_X|SA_G|SA_I )
tlbentry( CFG_SDRAM_BASE+0x10000000, SZ_256M, 0x00000000, 0, AC_R|AC_W|AC_X|SA_G|SA_I ) tlbentry( CFG_SDRAM_BASE + 0x10000000, SZ_256M, 0x10000000, 0, AC_R|AC_W|AC_X|SA_G|SA_I )
tlbentry( CFG_SDRAM_BASE + 0x20000000, SZ_256M, 0x20000000, 0, AC_R|AC_W|AC_X|SA_G|SA_I )
tlbentry( CFG_SDRAM_BASE + 0x30000000, SZ_256M, 0x30000000, 0, AC_R|AC_W|AC_X|SA_G|SA_I )
tlbentry( CFG_PCI_BASE, SZ_256M, 0x00000000, 2, AC_R|AC_W|SA_G|SA_I ) tlbentry( CFG_PCI_BASE, SZ_256M, 0x00000000, 2, AC_R|AC_W|SA_G|SA_I )
tlbentry( CFG_PCI_MEMBASE, SZ_256M, 0x00000000, 3, AC_R|AC_W|SA_G|SA_I ) tlbentry( CFG_PCI_MEMBASE, SZ_256M, 0x00000000, 3, AC_R|AC_W|SA_G|SA_I )
tlbtab_end tlbtab_end