minix/u-boot
1
0
Fork 0
mirror of https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git synced 2025-09-10 04:26:19 -04:00
Code Issues Packages Projects Releases Wiki Activity

Fix two SDRAM setup bugs.

Browse Source 
Fix ECC setup bug.
    Enable 1T/2T based on number of DIMMs present.

Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
This commit is contained in:
Haiying Wang 2006-05-30 08:51:19 -05:00 committed by Jon Loeliger
parent d11fec5015
commit 70205e5a6d
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
cpu/mpc86xx/spd_sdram.c
View File

@ -1088,24 +1088,24 @@ unsigned int enable_ddr(unsigned int ddr_num)
* If the user wanted ECC (enabled via sdram_cfg[2]) * If the user wanted ECC (enabled via sdram_cfg[2])
*/ */
if (config == 0x02) { if (config == 0x02) {
ddr->err_disable = 0x00000000;
asm("sync;isync;");
ddr->err_sbe = 0x00ff0000;
ddr->err_int_en = 0x0000000d;
sdram_cfg_1 |= 0x20000000; /* ECC_EN */ sdram_cfg_1 |= 0x20000000; /* ECC_EN */
} }
#endif #endif
/* /*
* REV1 uses 1T timing. * Set 1T or 2T timing based on 1 or 2 modules
* REV2 may use 1T or 2T as configured by the user.
*/ */
{ {
uint pvr = get_pvr(); if (!(no_dimm1 || no_dimm2)) {
if (pvr != PVR_85xx_REV1) {
#if defined(CONFIG_DDR_2T_TIMING)
/* /*
* 2T timing,because both DIMMS are present.
* Enable 2T timing by setting sdram_cfg[16]. * Enable 2T timing by setting sdram_cfg[16].
*/ */
sdram_cfg_1 |= 0x8000; /* 2T_EN */ sdram_cfg_1 |= 0x8000; /* 2T_EN */
#endif
} }
} }