mirror of
https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git
synced 2025-09-15 23:17:32 -04:00
davinci, c6x: Always use C version of reset code
We can safely use the same reset code written in C for both Davinci and C6X platforms. In addition the C version of the code is marginally smaller on Davinci. Tested-by: Matt Porter <mporter@ti.com> Signed-off-by: Tom Rini <trini@ti.com>
This commit is contained in:
parent
d43950463c
commit
77bfa6b436
@ -27,7 +27,7 @@ include $(TOPDIR)/config.mk
|
|||||||
|
|
||||||
LIB = $(obj)lib$(SOC).o
|
LIB = $(obj)lib$(SOC).o
|
||||||
|
|
||||||
COBJS-y += cpu.o misc.o timer.o psc.o pinmux.o
|
COBJS-y += cpu.o misc.o timer.o psc.o pinmux.o reset.o
|
||||||
COBJS-$(CONFIG_DA850_LOWLEVEL) += da850_lowlevel.o
|
COBJS-$(CONFIG_DA850_LOWLEVEL) += da850_lowlevel.o
|
||||||
COBJS-$(CONFIG_SOC_DM355) += dm355.o
|
COBJS-$(CONFIG_SOC_DM355) += dm355.o
|
||||||
COBJS-$(CONFIG_SOC_DM365) += dm365.o
|
COBJS-$(CONFIG_SOC_DM365) += dm365.o
|
||||||
@ -42,8 +42,6 @@ COBJS-$(CONFIG_SOC_DM365) += dm365_lowlevel.o
|
|||||||
COBJS-$(CONFIG_SOC_DA8XX) += da850_lowlevel.o
|
COBJS-$(CONFIG_SOC_DA8XX) += da850_lowlevel.o
|
||||||
endif
|
endif
|
||||||
|
|
||||||
SOBJS = reset.o
|
|
||||||
|
|
||||||
ifndef CONFIG_SKIP_LOWLEVEL_INIT
|
ifndef CONFIG_SKIP_LOWLEVEL_INIT
|
||||||
SOBJS += lowlevel_init.o
|
SOBJS += lowlevel_init.o
|
||||||
endif
|
endif
|
||||||
|
@ -1,81 +0,0 @@
|
|||||||
/*
|
|
||||||
* Processor reset using WDT for TI TMS320DM644x SoC.
|
|
||||||
*
|
|
||||||
* Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
|
|
||||||
*
|
|
||||||
* -----------------------------------------------------
|
|
||||||
*
|
|
||||||
* This program is free software; you can redistribute it and/or
|
|
||||||
* modify it under the terms of the GNU General Public License as
|
|
||||||
* published by the Free Software Foundation; either version 2 of
|
|
||||||
* the License, or (at your option) any later version.
|
|
||||||
*
|
|
||||||
* This program is distributed in the hope that it will be useful,
|
|
||||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
||||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
||||||
* GNU General Public License for more details.
|
|
||||||
*
|
|
||||||
* You should have received a copy of the GNU General Public License
|
|
||||||
* along with this program; if not, write to the Free Software
|
|
||||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
||||||
* MA 02111-1307 USA
|
|
||||||
*/
|
|
||||||
|
|
||||||
.globl reset_cpu
|
|
||||||
reset_cpu:
|
|
||||||
ldr r0, WDT_TGCR
|
|
||||||
mov r1, $0x08
|
|
||||||
str r1, [r0]
|
|
||||||
ldr r1, [r0]
|
|
||||||
orr r1, r1, $0x03
|
|
||||||
str r1, [r0]
|
|
||||||
mov r1, $0
|
|
||||||
ldr r0, WDT_TIM12
|
|
||||||
str r1, [r0]
|
|
||||||
ldr r0, WDT_TIM34
|
|
||||||
str r1, [r0]
|
|
||||||
ldr r0, WDT_PRD12
|
|
||||||
str r1, [r0]
|
|
||||||
ldr r0, WDT_PRD34
|
|
||||||
str r1, [r0]
|
|
||||||
ldr r0, WDT_TCR
|
|
||||||
ldr r1, [r0]
|
|
||||||
orr r1, r1, $0x40
|
|
||||||
str r1, [r0]
|
|
||||||
ldr r0, WDT_WDTCR
|
|
||||||
ldr r1, [r0]
|
|
||||||
orr r1, r1, $0x4000
|
|
||||||
str r1, [r0]
|
|
||||||
ldr r1, WDTCR_VAL1
|
|
||||||
str r1, [r0]
|
|
||||||
ldr r1, WDTCR_VAL2
|
|
||||||
str r1, [r0]
|
|
||||||
/* Write an invalid value to the WDKEY field to trigger
|
|
||||||
* an immediate watchdog reset */
|
|
||||||
mov r1, $0x4000
|
|
||||||
str r1, [r0]
|
|
||||||
nop
|
|
||||||
nop
|
|
||||||
nop
|
|
||||||
nop
|
|
||||||
reset_cpu_loop:
|
|
||||||
b reset_cpu_loop
|
|
||||||
|
|
||||||
WDT_TGCR:
|
|
||||||
.word 0x01c21c24
|
|
||||||
WDT_TIM12:
|
|
||||||
.word 0x01c21c10
|
|
||||||
WDT_TIM34:
|
|
||||||
.word 0x01c21c14
|
|
||||||
WDT_PRD12:
|
|
||||||
.word 0x01c21c18
|
|
||||||
WDT_PRD34:
|
|
||||||
.word 0x01c21c1c
|
|
||||||
WDT_TCR:
|
|
||||||
.word 0x01c21c20
|
|
||||||
WDT_WDTCR:
|
|
||||||
.word 0x01c21c28
|
|
||||||
WDTCR_VAL1:
|
|
||||||
.word 0xa5c64000
|
|
||||||
WDTCR_VAL2:
|
|
||||||
.word 0xda7e4000
|
|
33
arch/arm/cpu/arm926ejs/davinci/reset.c
Normal file
33
arch/arm/cpu/arm926ejs/davinci/reset.c
Normal file
@ -0,0 +1,33 @@
|
|||||||
|
/*
|
||||||
|
* Processor reset using WDT.
|
||||||
|
*
|
||||||
|
* Copyright (C) 2012 Dmitry Bondar <bond@inmys.ru>
|
||||||
|
* Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
|
||||||
|
*
|
||||||
|
* This file is released under the terms of GPL v2 and any later version.
|
||||||
|
* See the file COPYING in the root directory of the source tree for details.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <common.h>
|
||||||
|
#include <asm/io.h>
|
||||||
|
#include <asm/arch/timer_defs.h>
|
||||||
|
#include <asm/arch/hardware.h>
|
||||||
|
|
||||||
|
void reset_cpu(unsigned long a)
|
||||||
|
{
|
||||||
|
struct davinci_timer *const wdttimer =
|
||||||
|
(struct davinci_timer *)DAVINCI_TIMER1_BASE;
|
||||||
|
writel(0x08, &wdttimer->tgcr);
|
||||||
|
writel(readl(&wdttimer->tgcr) | 0x03, &wdttimer->tgcr);
|
||||||
|
writel(0, &wdttimer->tim12);
|
||||||
|
writel(0, &wdttimer->tim34);
|
||||||
|
writel(0, &wdttimer->prd12);
|
||||||
|
writel(0, &wdttimer->prd34);
|
||||||
|
writel(readl(&wdttimer->tcr) | 0x40, &wdttimer->tcr);
|
||||||
|
writel(readl(&wdttimer->wdtcr) | 0x4000, &wdttimer->wdtcr);
|
||||||
|
writel(0xa5c64000, &wdttimer->wdtcr);
|
||||||
|
writel(0xda7e4000, &wdttimer->wdtcr);
|
||||||
|
writel(0x4000, &wdttimer->wdtcr);
|
||||||
|
while (1)
|
||||||
|
/*nothing*/;
|
||||||
|
}
|
Loading…
x
Reference in New Issue
Block a user