minix/u-boot
1
0
Fork 0
mirror of https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git synced 2025-09-18 16:38:39 -04:00
Code Issues Packages Projects Releases Wiki Activity

net: rename "FSL UECx" net interfaces "UECx"

Browse Source 
continuation of commit 2ecc2262d66a286e3aac79005bcb5f461312dea8
"net ppc: fix ethernet device names with spaces" (currently in
u-boot-net.git) for QE based parts.

Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
Acked-by: Dave Liu <daveliu@freescale.com>
Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
This commit is contained in:
Kim Phillips 2010-07-26 18:34:57 -05:00 committed by Ben Warren
parent 48690d8024
commit 78b7a8ef8b
10 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/README.kmeter1
View File

@ -51,7 +51,7 @@ Keymile kmeter1 Board
tftp 10000 u-boot.bin tftp 10000 u-boot.bin
=> run load => run load
Using FSL UEC0 device Using UEC0 device
TFTP from server 192.168.1.1; our IP address is 192.168.205.4 TFTP from server 192.168.1.1; our IP address is 192.168.205.4
Filename '/tftpboot/kmeter1/u-boot.bin'. Filename '/tftpboot/kmeter1/u-boot.bin'.
Load address: 0x200000 Load address: 0x200000

2
drivers/qe/uec.c
View File

@ -1367,7 +1367,7 @@ int uec_initialize(bd_t *bis, uec_info_t *uec_info)
uec->uec_info = uec_info; uec->uec_info = uec_info;
uec->dev = dev; uec->dev = dev;
sprintf(dev->name, "FSL UEC%d", uec_info->uf_info.ucc_num); sprintf(dev->name, "UEC%d", uec_info->uf_info.ucc_num);
dev->iobase = 0; dev->iobase = 0;
dev->priv = (void *)uec; dev->priv = (void *)uec;
dev->init = uec_init; dev->init = uec_init;

6
drivers/qe/uec_phy.c
View File

@ -71,8 +71,8 @@
* {name, speed, duplex}, * {name, speed, duplex},
* *
* #define CONFIG_SYS_FIXED_PHY_PORTS \ * #define CONFIG_SYS_FIXED_PHY_PORTS \
* CONFIG_SYS_FIXED_PHY_PORT("FSL UEC0",SPEED_100,DUPLEX_FULL) \ * CONFIG_SYS_FIXED_PHY_PORT("UEC0",SPEED_100,DUPLEX_FULL) \
* CONFIG_SYS_FIXED_PHY_PORT("FSL UEC2",SPEED_100,DUPLEX_HALF) * CONFIG_SYS_FIXED_PHY_PORT("UEC2",SPEED_100,DUPLEX_HALF)
*/ */
#ifndef CONFIG_FIXED_PHY #ifndef CONFIG_FIXED_PHY
@ -102,7 +102,7 @@ static const struct fixed_phy_port fixed_phy_port[] = {
* Example board header file to define bitbang ethernet ports: * Example board header file to define bitbang ethernet ports:
* *
* #define CONFIG_SYS_BITBANG_PHY_PORT(name) name, * #define CONFIG_SYS_BITBANG_PHY_PORT(name) name,
* #define CONFIG_SYS_BITBANG_PHY_PORTS CONFIG_SYS_BITBANG_PHY_PORT("FSL UEC0") * #define CONFIG_SYS_BITBANG_PHY_PORTS CONFIG_SYS_BITBANG_PHY_PORT("UEC0")
*/ */
#ifndef CONFIG_SYS_BITBANG_PHY_PORTS #ifndef CONFIG_SYS_BITBANG_PHY_PORTS
#define CONFIG_SYS_BITBANG_PHY_PORTS /* default is an empty array */ #define CONFIG_SYS_BITBANG_PHY_PORTS /* default is an empty array */

2
include/configs/MPC8323ERDB.h
View File

@ -338,7 +338,7 @@
* QE UEC ethernet configuration * QE UEC ethernet configuration
*/ */
#define CONFIG_UEC_ETH #define CONFIG_UEC_ETH
#define CONFIG_ETHPRIME "FSL UEC0" #define CONFIG_ETHPRIME "UEC0"
#define CONFIG_UEC_ETH1 /* ETH3 */ #define CONFIG_UEC_ETH1 /* ETH3 */

2
include/configs/MPC832XEMDS.h
View File

@ -353,7 +353,7 @@
* QE UEC ethernet configuration * QE UEC ethernet configuration
*/ */
#define CONFIG_UEC_ETH #define CONFIG_UEC_ETH
#define CONFIG_ETHPRIME "FSL UEC0" #define CONFIG_ETHPRIME "UEC0"
#define CONFIG_UEC_ETH1 /* ETH3 */ #define CONFIG_UEC_ETH1 /* ETH3 */

2
include/configs/MPC8360EMDS.h
View File

@ -390,7 +390,7 @@
* QE UEC ethernet configuration * QE UEC ethernet configuration
*/ */
#define CONFIG_UEC_ETH #define CONFIG_UEC_ETH
#define CONFIG_ETHPRIME "FSL UEC0" #define CONFIG_ETHPRIME "UEC0"
#define CONFIG_PHY_MODE_NEED_CHANGE #define CONFIG_PHY_MODE_NEED_CHANGE
#define CONFIG_UEC_ETH1 /* GETH1 */ #define CONFIG_UEC_ETH1 /* GETH1 */

2
include/configs/MPC8360ERDK.h
View File

@ -309,7 +309,7 @@
* QE UEC ethernet configuration * QE UEC ethernet configuration
*/ */
#define CONFIG_UEC_ETH #define CONFIG_UEC_ETH
#define CONFIG_ETHPRIME "FSL UEC0" #define CONFIG_ETHPRIME "UEC0"
#define CONFIG_UEC_ETH1 /* GETH1 */ #define CONFIG_UEC_ETH1 /* GETH1 */

2
include/configs/MPC8568MDS.h
View File

@ -313,7 +313,7 @@ extern unsigned long get_clock_freq(void);
*/ */
#define CONFIG_UEC_ETH #define CONFIG_UEC_ETH
#ifndef CONFIG_TSEC_ENET #ifndef CONFIG_TSEC_ENET
#define CONFIG_ETHPRIME "FSL UEC0" #define CONFIG_ETHPRIME "UEC0"
#endif #endif
#define CONFIG_PHY_MODE_NEED_CHANGE #define CONFIG_PHY_MODE_NEED_CHANGE
#define CONFIG_eTSEC_MDIO_BUS #define CONFIG_eTSEC_MDIO_BUS

2
include/configs/MPC8569MDS.h
View File

@ -363,7 +363,7 @@ extern unsigned long get_clock_freq(void);
#define CONFIG_MIIM_ADDRESS (CONFIG_SYS_CCSRBAR + 0x82120) #define CONFIG_MIIM_ADDRESS (CONFIG_SYS_CCSRBAR + 0x82120)
#define CONFIG_UEC_ETH #define CONFIG_UEC_ETH
#define CONFIG_ETHPRIME "FSL UEC0" #define CONFIG_ETHPRIME "UEC0"
#define CONFIG_PHY_MODE_NEED_CHANGE #define CONFIG_PHY_MODE_NEED_CHANGE
#define CONFIG_UEC_ETH1 /* GETH1 */ #define CONFIG_UEC_ETH1 /* GETH1 */

2
include/configs/kmeter1.h
View File

@ -284,7 +284,7 @@
* QE UEC ethernet configuration * QE UEC ethernet configuration
*/ */
#define CONFIG_UEC_ETH #define CONFIG_UEC_ETH
#define CONFIG_ETHPRIME "FSL UEC0" #define CONFIG_ETHPRIME "UEC0"
#define CONFIG_UEC_ETH1 /* GETH1 */ #define CONFIG_UEC_ETH1 /* GETH1 */
#define UEC_VERBOSE_DEBUG 1 #define UEC_VERBOSE_DEBUG 1