minix/u-boot
1
0
Fork 0
mirror of https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git synced 2025-09-11 05:02:26 -04:00
Code Issues Packages Projects Releases Wiki Activity

ppc4xx: Flush complete dcache in relocate_code()

Browse Source 
When the cache is enabled in SDRAM we need to flush not only the global
data area but also the bd_info struct in relocate_code. This patch now
flushed the complete dcache (all dcache lines) via flush_dcache() instead
of adding a flush_dcache_range() call for bd_info since this is faster.

Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
Stefan Roese 2010-11-26 15:45:34 +01:00
parent 28e94bb2f7
commit 7920954bd2
1 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
arch/powerpc/cpu/ppc4xx/start.S
View File

@ -1389,8 +1389,8 @@ in32r:
relocate_code: relocate_code:
#if defined(CONFIG_4xx_DCACHE) || defined(CONFIG_SYS_INIT_DCACHE_CS) #if defined(CONFIG_4xx_DCACHE) || defined(CONFIG_SYS_INIT_DCACHE_CS)
/* /*
* We need to flush the initial global data (gd_t) before the dcache * We need to flush the initial global data (gd_t) and bd_info
* will be invalidated. * before the dcache will be invalidated.
*/ */
/* Save registers */ /* Save registers */
@ -1398,10 +1398,11 @@ relocate_code:
mr r10, r4 mr r10, r4
mr r11, r5 mr r11, r5
/* Flush initial global data range */ /*
mr r3, r4 * Flush complete dcache, this is faster than flushing the
addi r4, r4, GENERATED_GBL_DATA_SIZE@l * ranges for global_data and bd_info instead.
bl flush_dcache_range */
bl flush_dcache
#if defined(CONFIG_SYS_INIT_DCACHE_CS) #if defined(CONFIG_SYS_INIT_DCACHE_CS)
/* /*