minix/u-boot
1
0
Fork 0
mirror of https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git synced 2025-09-28 22:22:11 -04:00
Code Issues Packages Projects Releases Wiki Activity

* Make sure to use a bus clock divider of 2 only when running TQM8xxM

Browse Source 
modules at CPU clock frequencies above 66 MHz.

* Optimize flash programming speed for LWMON (by another 100% :-)
This commit is contained in:
wdenk 2004-02-11 21:35:18 +00:00
parent cd37d9e6e5
commit a2d18bb7d3
3 changed files with 38 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
CHANGELOG
View File

@ -2,6 +2,11 @@
Changes since U-Boot 1.0.1:
======================================================================
* Make sure to use a bus clock divider of 2 only when running TQM8xxM
modules at CPU clock frequencies above 66 MHz.
* Optimize flash programming speed for LWMON (by another 100% :-)
* Patch by Jian Zhang, 3 Feb 2004:
- Changed the incorrect FAT12BUFSIZE
- data_begin in fsdata can be negative. Changed it to be short.

14
cpu/mpc8xx/speed.c
View File

@ -226,6 +226,7 @@ int get_clocks_866 (void)
volatile immap_t *immr = (immap_t *) CFG_IMMR;
char tmp[64];
long cpuclk = 0;
long sccr_reg;
if (getenv_r ("cpuclk", tmp, sizeof (tmp)) > 0)
cpuclk = simple_strtoul (tmp, NULL, 10) * 1000000;
@ -238,10 +239,19 @@ int get_clocks_866 (void)
gd->cpu_clk = measure_gclk ();
#endif
if ((immr->im_clkrst.car_sccr & SCCR_EBDF11) == 0)
/* if cpu clock <= 66 MHz then set bus division factor to 1,
* otherwise set it to 2
*/
sccr_reg = immr->im_clkrst.car_sccr;
sccr_reg &= ~SCCR_EBDF11;
if (gd->cpu_clk <= 66000000) {
sccr_reg |= SCCR_EBDF00; /* bus division factor = 1 */
gd->bus_clk = gd->cpu_clk;
else
} else {
sccr_reg |= SCCR_EBDF01; /* bus division factor = 2 */
gd->bus_clk = gd->cpu_clk / 2;
}
immr->im_clkrst.car_sccr = sccr_reg;
return (0);
}

6
include/configs/lwmon.h
View File

@ -284,7 +284,11 @@
#define CFG_FLASH_WRITE_TOUT 600 /* Timeout for Flash Write (in ms) */
#define CFG_FLASH_USE_BUFFER_WRITE
#define CFG_FLASH_BUFFER_WRITE_TOUT 2048 /* Timeout for Flash Buffer Write (in ms) */
#define CFG_FLASH_BUFFER_SIZE 32 /* Buffer size */
/* Buffer size.
We have two flash devices connected in parallel.
Each device incorporates a Write Buffer of 32 bytes.
*/
#define CFG_FLASH_BUFFER_SIZE (2*32)
#if 1
/* Put environment in flash which is much faster to boot */