minix/u-boot
1
0
Fork 0
mirror of https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git synced 2025-09-11 05:02:26 -04:00
Code Issues Packages Projects Releases Wiki Activity

spear: fix build errors for spear3xx/spear600 platforms

Browse Source 
Signed-off-by: Shiraz Hashim <shiraz.hashim@st.com>
Acked-by: Vipin Kumar <vipin.kumar@st.com>
This commit is contained in:
Shiraz Hashim 2011-06-11 21:32:57 +00:00 committed by Albert ARIBAUD
parent ceb1d6d75e
commit a39fcfb24b
2 changed files with 19 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
board/spear/common/spr_misc.c
View File

@ -46,9 +46,7 @@ int dram_init(void)
struct xloader_table_1_2 *table_1_2; struct xloader_table_1_2 *table_1_2;
struct chip_data *chip = &chip_data; struct chip_data *chip = &chip_data;
gd->bd->bi_dram[0].start = PHYS_SDRAM_1; gd->ram_size = get_ram_size(PHYS_SDRAM_1, PHYS_SDRAM_1_MAXSIZE);
gd->bd->bi_dram[0].size = get_ram_size(PHYS_SDRAM_1,
PHYS_SDRAM_1_MAXSIZE);
if (XLOADER_TABLE_VERSION_1_1 == xloader_tb->table_version) { if (XLOADER_TABLE_VERSION_1_1 == xloader_tb->table_version) {
table_1_1 = &xloader_tb->table.table_1_1; table_1_1 = &xloader_tb->table.table_1_1;
@ -66,6 +64,12 @@ int dram_init(void)
return 0; return 0;
} }
void dram_init_banksize(void)
{
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
gd->bd->bi_dram[0].size = gd->ram_size;
}
int misc_init_r(void) int misc_init_r(void)
{ {
#if defined(CONFIG_CMD_NET) #if defined(CONFIG_CMD_NET)

12
include/configs/spear-common.h
View File

@ -86,6 +86,8 @@
#define CONFIG_SYS_LOADS_BAUD_CHANGE #define CONFIG_SYS_LOADS_BAUD_CHANGE
/* NAND FLASH Configuration */ /* NAND FLASH Configuration */
#define CONFIG_MTD_DEVICE
#define CONFIG_MTD_PARTITIONS
#define CONFIG_NAND_SPEAR 1 #define CONFIG_NAND_SPEAR 1
#define CONFIG_SYS_MAX_NAND_DEVICE 1 #define CONFIG_SYS_MAX_NAND_DEVICE 1
#define CONFIG_MTD_NAND_VERIFY_WRITE 1 #define CONFIG_MTD_NAND_VERIFY_WRITE 1
@ -209,4 +211,14 @@
#define PHYS_SDRAM_1 0x00000000 #define PHYS_SDRAM_1 0x00000000
#define PHYS_SDRAM_1_MAXSIZE 0x40000000 #define PHYS_SDRAM_1_MAXSIZE 0x40000000
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
#define CONFIG_SYS_INIT_RAM_ADDR 0xD2800000
#define CONFIG_SYS_INIT_RAM_SIZE 0x2000
#define CONFIG_SYS_INIT_SP_OFFSET \
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
#define CONFIG_SYS_INIT_SP_ADDR \
(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
#endif #endif