minix/u-boot
1
0
Fork 0
mirror of https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git synced 2025-09-17 16:07:46 -04:00
Code Issues Packages Projects Releases Wiki Activity

Round the serial port clock divisor value returned by calc_divisor()

Browse Source 
Round the serial port clock divisor value returned by
calc_divisor()

Signed-off-by: Hugo Villeneuve <hugo.villeneuve@lyrtech.com>
Acked-by: Gerald Van Baren <vanbaren@cideas.com>
This commit is contained in:
Hugo Villeneuve 2008-07-15 11:23:02 -04:00 committed by Wolfgang Denk
parent 0328ef0edf
commit bcab74baa6
1 changed files with 3 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
drivers/serial/serial.c
View File

@ -124,8 +124,6 @@ static NS16550_t serial_ports[4] = {
static int calc_divisor (NS16550_t port) static int calc_divisor (NS16550_t port)
{ {
uint32_t clk_divisor;
#ifdef CONFIG_OMAP1510 #ifdef CONFIG_OMAP1510
/* If can't cleanly clock 115200 set div to 1 */ /* If can't cleanly clock 115200 set div to 1 */
if ((CFG_NS16550_CLK == 12000000) && (gd->baudrate == 115200)) { if ((CFG_NS16550_CLK == 12000000) && (gd->baudrate == 115200)) {
@ -149,15 +147,11 @@ static int calc_divisor (NS16550_t port)
/* Compute divisor value. Normally, we should simply return: /* Compute divisor value. Normally, we should simply return:
* CFG_NS16550_CLK) / MODE_X_DIV / gd->baudrate * CFG_NS16550_CLK) / MODE_X_DIV / gd->baudrate
* but we need to round that value by adding 0.5 (2/4). * but we need to round that value by adding 0.5.
* Rounding is especially important at high baud rates. * Rounding is especially important at high baud rates.
*/ */
clk_divisor = (((4 * CFG_NS16550_CLK) / return (CFG_NS16550_CLK + (gd->baudrate * (MODE_X_DIV / 2))) /
(MODE_X_DIV * gd->baudrate)) + 2) / 4; (MODE_X_DIV * gd->baudrate);
debug("NS16550 clock divisor = %d\n", clk_divisor);
return clk_divisor;
} }
#if !defined(CONFIG_SERIAL_MULTI) #if !defined(CONFIG_SERIAL_MULTI)