mirror of
https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git
synced 2025-09-12 13:35:21 -04:00
ARM: implement erratum 716044 workaround
Add common code to enable the workaround for ARM erratum 716044. This will be enabled for Tegra. Signed-off-by: Stephen Warren <swarren@nvidia.com>
This commit is contained in:
parent
131a1e603b
commit
c5d4752c05
1
README
1
README
@ -485,6 +485,7 @@ The following options need to be configured:
|
|||||||
Thumb2 this flag will result in Thumb2 code generated by
|
Thumb2 this flag will result in Thumb2 code generated by
|
||||||
GCC.
|
GCC.
|
||||||
|
|
||||||
|
CONFIG_ARM_ERRATA_716044
|
||||||
CONFIG_ARM_ERRATA_742230
|
CONFIG_ARM_ERRATA_742230
|
||||||
CONFIG_ARM_ERRATA_743622
|
CONFIG_ARM_ERRATA_743622
|
||||||
CONFIG_ARM_ERRATA_751472
|
CONFIG_ARM_ERRATA_751472
|
||||||
|
@ -310,6 +310,12 @@ ENTRY(cpu_init_cp15)
|
|||||||
#endif
|
#endif
|
||||||
mcr p15, 0, r0, c1, c0, 0
|
mcr p15, 0, r0, c1, c0, 0
|
||||||
|
|
||||||
|
#ifdef CONFIG_ARM_ERRATA_716044
|
||||||
|
mrc p15, 0, r0, c1, c0, 0 @ read system control register
|
||||||
|
orr r0, r0, #1 << 11 @ set bit #11
|
||||||
|
mcr p15, 0, r0, c1, c0, 0 @ write system control register
|
||||||
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_ARM_ERRATA_742230
|
#ifdef CONFIG_ARM_ERRATA_742230
|
||||||
mrc p15, 0, r0, c15, c0, 1 @ read diagnostic register
|
mrc p15, 0, r0, c15, c0, 1 @ read diagnostic register
|
||||||
orr r0, r0, #1 << 4 @ set bit #4
|
orr r0, r0, #1 << 4 @ set bit #4
|
||||||
|
Loading…
x
Reference in New Issue
Block a user