mirror of
https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git
synced 2025-09-10 12:39:22 -04:00
SMDKV310: CPU fequency and mmc_pre_ratio modified
Modifies CPU Frequency to 1GHz and removes hard coding of mmc_pre_ratio for MMC Channel2 in FSYS2 register. Signed-off-by: Chander Kashyap <chander.kashyap@linaro.org> Acked-by: Minkyu Kang <mk7.kang@samsung.com>
This commit is contained in:
parent
afbf88993c
commit
cb56c0237d
@ -170,7 +170,7 @@ system_clock_init:
|
|||||||
* COREM1_RATIO[8] 0x7
|
* COREM1_RATIO[8] 0x7
|
||||||
* COREM0_RATIO[4] 0x3
|
* COREM0_RATIO[4] 0x3
|
||||||
*/
|
*/
|
||||||
ldr r1, =0x01133730
|
ldr r1, =0x0133730
|
||||||
ldr r2, =0x14500 @CLK_DIV_CPU0_OFFSET
|
ldr r2, =0x14500 @CLK_DIV_CPU0_OFFSET
|
||||||
str r1, [r0, r2]
|
str r1, [r0, r2]
|
||||||
|
|
||||||
@ -245,7 +245,7 @@ system_clock_init:
|
|||||||
str r1, [r0, r2]
|
str r1, [r0, r2]
|
||||||
|
|
||||||
/* MMC[2:3] */
|
/* MMC[2:3] */
|
||||||
ldr r1, =0x000f020f /* 800(MPLL) / (15 + 1) */
|
ldr r1, =0x000f000f /* 800(MPLL) / (15 + 1) */
|
||||||
ldr r2, =0x0C548 @ CLK_DIV_FSYS2
|
ldr r2, =0x0C548 @ CLK_DIV_FSYS2
|
||||||
str r1, [r0, r2]
|
str r1, [r0, r2]
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user