mirror of
https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git
synced 2025-09-13 05:55:02 -04:00
Support for multiple SGMII/TBI interfaces for TSEC ethernet
Fix TBI PHY accesses to use the proper offset in CPU register space. The previous code would incorrectly access the TBI PHY by reading/writing to CPU register space at the same location as would be used to access external PHYs. Signed-off-by: Peter Tyser <ptyser@xes-inc.com> Acked-by: Andy Fleming <afleming@freescale.com>
This commit is contained in:
parent
c0d2f87d6c
commit
ce47eb402c
@ -283,11 +283,13 @@ uint tsec_local_mdio_read(volatile tsec_t *phyregs, uint phyid, uint regnum)
|
|||||||
/* Configure the TBI for SGMII operation */
|
/* Configure the TBI for SGMII operation */
|
||||||
static void tsec_configure_serdes(struct tsec_private *priv)
|
static void tsec_configure_serdes(struct tsec_private *priv)
|
||||||
{
|
{
|
||||||
tsec_local_mdio_write(priv->phyregs, CFG_TBIPA_VALUE, TBI_ANA,
|
/* Access TBI PHY registers at given TSEC register offset as opposed to the
|
||||||
|
* register offset used for external PHY accesses */
|
||||||
|
tsec_local_mdio_write(priv->regs, priv->regs->tbipa, TBI_ANA,
|
||||||
TBIANA_SETTINGS);
|
TBIANA_SETTINGS);
|
||||||
tsec_local_mdio_write(priv->phyregs, CFG_TBIPA_VALUE, TBI_TBICON,
|
tsec_local_mdio_write(priv->regs, priv->regs->tbipa, TBI_TBICON,
|
||||||
TBICON_CLK_SELECT);
|
TBICON_CLK_SELECT);
|
||||||
tsec_local_mdio_write(priv->phyregs, CFG_TBIPA_VALUE, TBI_CR,
|
tsec_local_mdio_write(priv->regs, priv->regs->tbipa, TBI_CR,
|
||||||
TBICR_SETTINGS);
|
TBICR_SETTINGS);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user