minix/u-boot
1
0
Fork 0
mirror of https://github.com/Stichting-MINIX-Research-Foundation/u-boot.git synced 2025-09-13 14:06:07 -04:00
Code Issues Packages Projects Releases Wiki Activity

powerpc/t4qds: use clock measurement for sysclk and ddr clock

Browse Source 
Use QIXIS measurement registers to obtain sysclk and ddr clock. This
allows using non-standard clock speeds, set by directly writing to
clock chip or store the values in qixis clock data eeprom.

Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com>
Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
This commit is contained in:
Ed Swarthout 2013-03-25 07:40:10 +00:00 committed by Andy Fleming
parent 428ea86c64
commit f41388159a
1 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
board/freescale/t4qds/t4qds.c
View File

@ -540,6 +540,20 @@ int board_early_init_r(void)
unsigned long get_board_sys_clk(void) unsigned long get_board_sys_clk(void)
{ {
u8 sysclk_conf = QIXIS_READ(brdcfg[1]); u8 sysclk_conf = QIXIS_READ(brdcfg[1]);
#ifdef CONFIG_FSL_QIXIS_CLOCK_MEASUREMENT
/* use accurate clock measurement */
int freq = QIXIS_READ(clk_freq[0]) << 8 | QIXIS_READ(clk_freq[1]);
int base = QIXIS_READ(clk_base[0]) << 8 | QIXIS_READ(clk_base[1]);
u32 val;
val = freq * base;
if (val) {
debug("SYS Clock measurement is: %d\n", val);
return val;
} else {
printf("Warning: SYS clock measurement is invalid, using value from brdcfg1.\n");
}
#endif
switch (sysclk_conf & 0x0F) { switch (sysclk_conf & 0x0F) {
case QIXIS_SYSCLK_83: case QIXIS_SYSCLK_83:
@ -563,6 +577,20 @@ unsigned long get_board_sys_clk(void)
unsigned long get_board_ddr_clk(void) unsigned long get_board_ddr_clk(void)
{ {
u8 ddrclk_conf = QIXIS_READ(brdcfg[1]); u8 ddrclk_conf = QIXIS_READ(brdcfg[1]);
#ifdef CONFIG_FSL_QIXIS_CLOCK_MEASUREMENT
/* use accurate clock measurement */
int freq = QIXIS_READ(clk_freq[2]) << 8 | QIXIS_READ(clk_freq[3]);
int base = QIXIS_READ(clk_base[0]) << 8 | QIXIS_READ(clk_base[1]);
u32 val;
val = freq * base;
if (val) {
debug("DDR Clock measurement is: %d\n", val);
return val;
} else {
printf("Warning: DDR clock measurement is invalid, using value from brdcfg1.\n");
}
#endif
switch ((ddrclk_conf & 0x30) >> 4) { switch ((ddrclk_conf & 0x30) >> 4) {
case QIXIS_DDRCLK_100: case QIXIS_DDRCLK_100: