Nagabhushana Netagunte 0f3d6b06ea da850: modifications for Logic PD Rev.3 AM18xx EVM
AHCLKR/UART1_RTS/GP0[11] pin needs to be configured for
NOR to work on Rev.3 EVM. When GP0[11] is low,
the SD0 interface will not work, but NOR flash will.

Signed-off-by: Rajashekhara, Sudhakar <sudhakar.raj@ti.com>
Signed-off-by: Nagabhushana Netagunte <nagabhushana.netagunte@ti.com>
Signed-off-by: Sandeep Paulraj <s-paulraj@ti.com>
2011-09-04 11:36:19 +02:00
..
2011-06-23 08:25:18 +02:00
2011-06-02 23:18:32 +02:00
2011-08-03 12:49:20 +02:00
2011-07-16 13:00:11 +02:00
2011-07-28 16:32:50 +02:00
2011-02-21 08:30:55 +01:00
2011-02-21 08:30:55 +01:00
2011-07-04 10:55:25 +02:00