York Sun 1ba62f1017 powerpc/mpc8xxx: Fix CONFIG_DDR_RAW_TIMING for two boards
P1010RDB and p1_pc_rdb_pc has incorrect configuration for
CONFIG_DDR_RAW_TIMING. It should be CONFIG_SYS_DDR_RAW_TIMING.
Incorrect setting causes DDR failure in case of SPD absent.

Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2012-04-24 23:58:30 -05:00
..
2011-11-27 19:44:21 +01:00
2011-11-27 19:44:21 +01:00
2012-02-12 15:03:25 -05:00
2012-04-16 14:47:58 +02:00
2012-03-28 23:41:18 +02:00
2012-04-01 21:37:53 +10:00
2012-03-30 22:45:44 +02:00
2011-11-27 19:44:21 +01:00
2012-01-09 09:19:47 +01:00
2012-02-27 21:19:25 +01:00
2012-02-12 10:11:31 +01:00
2012-03-26 23:09:23 +02:00
2012-02-12 10:11:28 +01:00
2012-03-19 00:08:16 +01:00
2012-01-16 08:40:13 +01:00
2012-02-12 15:03:25 -05:00
2012-03-30 22:45:44 +02:00
2011-11-27 19:44:21 +01:00
2012-03-30 07:43:33 +02:00