York Sun
1ba62f1017
powerpc/mpc8xxx: Fix CONFIG_DDR_RAW_TIMING for two boards ...
P1010RDB and p1_pc_rdb_pc has incorrect configuration for
CONFIG_DDR_RAW_TIMING. It should be CONFIG_SYS_DDR_RAW_TIMING.
Incorrect setting causes DDR failure in case of SPD absent.
Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2012-04-24 23:58:30 -05:00
2012-01-09 20:10:32 -06:00
2012-04-24 23:58:30 -05:00
2012-04-04 17:08:40 +02:00
2012-03-19 00:08:25 +01:00
2012-03-18 20:10:02 +01:00
2012-03-13 14:29:14 +01:00
2012-04-10 23:35:32 +02:00
2012-03-27 22:05:28 +02:00
2012-03-06 21:09:41 +01:00
2012-04-10 23:35:32 +02:00
2012-03-30 22:58:55 +02:00
2012-01-05 16:35:54 +01:00
2012-02-15 16:50:14 -06:00
2012-03-29 08:12:50 +02:00
2012-01-09 09:19:47 +01:00
2012-01-11 08:03:46 +01:00
2012-03-27 22:05:28 +02:00
2012-03-04 21:56:15 +01:00
2011-12-16 21:37:17 +01:00
2012-02-12 10:11:27 +01:00
2011-12-06 23:59:39 +01:00
2012-02-12 10:11:24 +01:00
2012-02-27 21:19:25 +01:00
2012-03-18 20:11:22 +01:00
2012-03-13 12:06:41 +01:00
2012-01-26 16:09:06 -06:00
2012-03-29 07:57:10 +02:00
2012-04-04 09:36:19 -05:00
2012-03-12 11:06:48 -04:00
2011-12-09 17:28:29 +01:00
2012-03-30 22:46:00 +02:00
2012-03-26 23:09:23 +02:00
2012-02-27 21:19:25 +01:00
2012-03-18 20:11:22 +01:00
2012-01-05 16:18:30 +01:00
2011-12-24 10:23:30 +01:00
2011-12-07 08:45:51 +01:00
2011-12-09 17:28:28 +01:00
2012-03-19 00:08:16 +01:00
2012-03-28 16:31:08 +02:00
2012-03-28 16:31:08 +02:00
2011-12-17 23:34:01 +01:00
1ba62f1017