Shinya Kuribayashi 2e0e5271aa [MIPS] Fix I-/D-cache initialization loops
Currently we do 1) Index_Store_Tag_I, 2) Fill and 3) Index_Store_Tag_I
again per a loop for I-cache initialization. But according to 'See MIPS
Run', we're encouraged to use three separate loops rather than combining
them *for both I- and D-cache*. This patch tries to fix this.

In accordance with fixing above, mips_init_[id]cache are separated from
mips_cache_reset(), and rewrite cache loops are completely rewritten with
useful macros.

Signed-off-by: Shinya Kuribayashi <skuribay@ruby.dti.ne.jp>
2008-03-25 21:30:06 +09:00
..
2008-02-04 19:26:57 -05:00
2008-02-04 19:26:57 -05:00
2008-02-04 19:26:57 -05:00
2008-03-02 21:44:59 +01:00
2007-08-12 21:34:34 +02:00
2008-03-20 21:48:46 +01:00
2008-01-15 23:30:40 +09:00