Stefan Roese fb95169e39 ppc4xx: Merge PPC4xx DDR and DDR2 ECC handling
This patch merges the ECC handling (ECC parity byte writing) into one
file (ecc.c) for all PPC4xx SDRAM controllers except for PPC440EPx/GRx.
This exception is because only those PPC's use the completely different
Denali SDRAM controller core.

Previously we had two routines to generate/write the ECC parity bytes.
With this patch we now only have one core function left.

Tested on Kilauea (no ECC) and Katmai (with and without ECC).

Signed-off-by: Stefan Roese <sr@denx.de>
Cc: Felix Radensky <felix@embedded-sol.com>
Cc: Grant Erickson <gerickson@nuovations.com>
Cc: Pieter Voorthuijsen <pv@prodrive.nl>
2009-10-02 13:53:37 +02:00
..
2009-09-04 22:15:48 +02:00
2009-09-04 22:15:53 +02:00
2009-09-04 22:15:53 +02:00
2009-09-04 22:15:53 +02:00
2009-09-04 22:15:53 +02:00
2009-09-04 22:15:53 +02:00
2009-09-04 22:15:53 +02:00
2009-07-26 13:12:02 +02:00
2009-09-04 22:15:53 +02:00
2009-09-04 22:15:53 +02:00
2009-08-10 10:38:34 +02:00
2009-09-04 22:15:48 +02:00
2009-09-04 22:15:48 +02:00
2009-06-12 20:47:16 +02:00
2009-06-12 20:47:16 +02:00
2009-09-04 22:15:53 +02:00
2009-09-04 22:15:53 +02:00
2009-09-04 22:15:53 +02:00
2009-07-08 11:43:15 +09:00
2009-07-08 11:43:15 +09:00
2009-07-08 11:43:15 +09:00