Mike Frysinger 48ab150925 Blackfin: add workaround for anomaly 05000242
DESCRIPTION:
If the DF bit is set prior to a hardware reset, the PLL will continue to
divide CLKIN by 2 after the hardware reset, but the DF bit itself will be
cleared in the PLL_CTL register.

WORKAROUND:
Reprogram the PLL with DF cleared if the desire is to not divide CLKIN by
2 after reset.

Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2009-04-06 17:37:48 -04:00
..
2009-04-05 13:08:03 +02:00
2009-04-05 13:08:03 +02:00
2009-04-05 13:08:03 +02:00
2009-04-05 13:08:03 +02:00
2009-04-05 13:08:03 +02:00
2009-04-05 13:08:03 +02:00
2009-04-05 13:08:03 +02:00
2009-04-05 13:08:03 +02:00
2009-03-20 22:39:13 +01:00
2009-04-05 13:08:03 +02:00
2009-04-05 13:08:03 +02:00
2009-04-05 01:34:08 +02:00
2009-04-01 15:29:44 -05:00
2009-01-28 08:49:52 +01:00
2009-04-05 13:08:03 +02:00
2009-04-05 13:08:03 +02:00
2008-12-10 23:11:35 +09:00