Troy Kisky d5b069ecb4 DaVinci: fix ddr2 vtp i/o calibration
Previously, only the low 5 bits (NCH) were being transfered
from DDRVTPR to DDRVTPIOCR, the bits 5-9 where zeroed.

VTP_RECAL should be bit 15, not 18.

The only mainline board affected by this change is davinci_sonata.
The other Davinci boards define CONFIG_SKIP_LOWLEVEL_INIT.

However, if the program that loads u-boot on these boards
copied the code from u-boot, they will need fixed as well.

Signed-off-by: Troy Kisky <troy.kisky@boundarydevices.com>

Please get tested by acks before applying, where tested by
means an overnight memory test.

Thanks
Troy
2012-07-07 14:07:22 +02:00
..
2012-03-13 12:06:42 +01:00
2012-03-06 21:09:26 +01:00
2011-11-29 15:43:38 +01:00
2012-02-27 21:19:23 +01:00
2012-03-28 23:53:22 +02:00
2011-10-15 22:20:36 +02:00
2011-08-04 23:34:02 +02:00