Peter Tyser a2cd50ed6e 85xx: Add CPU 2 errata workaround to all 8548 boards
All mpc8548-based boards should implement the suggested workaround
to CPU 2 errata. Without the workaround, its possible for the
8548's core to hang while executing a msync or mbar 0 instruction
and a snoopable transaction from an I/O master tagged to make
quick forward progress is present.

Signed-off-by: Peter Tyser <ptyser@xes-inc.com>
Acked-by: Andy Fleming <afleming@freescale.com>
2008-12-03 22:46:42 -06:00
..
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-08-27 11:43:54 -05:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-24 15:10:47 -05:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:59:44 +02:00
2008-10-24 15:10:47 -05:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00