Kumar Gala
5ace2992b5
powerpc/mpc8548: Add workaround for erratum NMG_DDR120
...
Erratum NMG_DDR120 (DDR19 in MPC8548 errata document) applies to some
early version silicons. The default settings of the DDR IO receiver
biasing may not work at cold temperature. When a failure occurs,
a DDR input latches an incorrect value. The workaround will set the
receiver to an acceptable bias point.
Signed-off-by: Gong Chen
Signed-off-by: Zhao Chenhui <chenhui.zhao@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2011-10-03 08:52:14 -05:00
..
2011-10-03 08:52:14 -05:00
2010-09-21 21:39:31 +02:00
2011-04-11 21:36:41 +02:00
2011-10-03 08:52:14 -05:00
2011-09-29 19:01:04 -05:00
2011-10-03 08:52:14 -05:00
2011-09-29 19:01:05 -05:00
2011-10-03 08:52:14 -05:00
2011-03-24 09:20:50 -05:00
2010-08-09 11:52:28 -07:00
2011-09-29 19:01:04 -05:00
2011-07-11 13:24:21 -05:00
2011-04-27 22:29:04 -05:00
2011-03-13 11:24:44 -05:00
2010-07-26 13:07:56 -05:00
2011-07-29 08:53:37 -05:00
2011-09-29 19:01:05 -05:00
2010-10-20 02:38:40 -05:00
2010-07-21 00:40:16 -05:00
2011-01-14 01:32:18 -06:00
2011-01-14 01:32:18 -06:00
2011-01-14 01:32:18 -06:00
2011-01-14 01:32:18 -06:00
2011-01-14 01:32:18 -06:00
2011-04-04 09:24:40 -05:00
2011-03-29 07:41:37 -05:00
2010-07-21 00:40:20 -05:00
2011-04-04 09:24:41 -05:00
2011-01-14 01:32:18 -06:00
2011-07-29 08:53:37 -05:00
2011-07-29 08:53:38 -05:00
2011-07-11 13:24:19 -05:00
2011-01-19 22:58:23 -06:00
2011-07-11 13:24:19 -05:00
2010-07-26 13:07:57 -05:00
2011-07-11 13:24:19 -05:00
2011-01-19 22:58:23 -06:00
2011-09-29 19:01:05 -05:00
2011-07-29 08:53:38 -05:00
2011-09-29 19:01:05 -05:00
2011-10-03 08:52:14 -05:00
2011-07-22 03:07:47 -05:00
2010-08-19 02:06:13 -05:00
2011-09-29 19:01:04 -05:00
2011-03-27 19:18:37 +02:00
2011-03-27 19:18:37 +02:00