Benoît Thébaudeau
833b6435de
mx5/6: Define default SoC input clock frequencies ...
Define default SoC input clock frequencies for i.MX5/6 in order to get rid of
duplicated definitions.
Signed-off-by: Benoît Thébaudeau <benoit.thebaudeau@advansee.com>
Cc: Stefano Babic <sbabic@denx.de>
Cc: Jason Liu <r64343@freescale.com>
Cc: Matt Sealey <matt@genesi-usa.com>
Cc: Fabio Estevam <fabio.estevam@freescale.com>
2012-10-15 11:54:10 -07:00
2012-09-21 21:11:25 +02:00
2012-10-15 11:54:10 -07:00
2012-10-15 11:53:47 -07:00
2012-08-13 14:34:35 +02:00
2012-09-29 07:26:08 -07:00
2012-10-15 11:54:01 -07:00
2012-08-09 23:42:20 +02:00
2012-09-01 14:26:02 +02:00
2012-10-01 10:02:14 -07:00
2012-09-25 14:43:19 -07:00
2012-10-15 11:53:59 -07:00
2012-08-09 23:42:20 +02:00
2012-10-01 10:02:14 -07:00
2012-09-01 14:58:10 +02:00
2012-08-23 12:16:55 -05:00
2012-09-01 16:21:50 +02:00
2012-09-18 12:01:52 -07:00
2012-10-03 18:21:33 -07:00
2012-09-25 14:46:55 -07:00
2012-09-26 11:11:32 -07:00
2012-09-21 16:22:18 -07:00
2012-09-03 11:24:27 +02:00
2012-08-23 10:24:18 -05:00
2012-09-01 14:58:30 +02:00
2012-09-17 19:51:45 -05:00
2012-09-01 16:21:50 +02:00
2012-09-17 09:39:50 +02:00
2012-10-15 11:54:03 -07:00
2012-08-23 10:24:16 -05:00
2012-10-15 11:54:04 -07:00
2012-09-24 10:48:19 +02:00
2012-10-15 11:54:04 -07:00
2012-09-01 14:58:24 +02:00
2012-09-26 11:08:32 -07:00
2012-09-07 13:54:31 -07:00
2012-09-01 14:19:02 +02:00
2012-09-27 12:21:56 -05:00
2012-09-17 17:33:43 -05:00
2012-09-24 13:55:44 -05:00
2012-09-26 12:36:32 -05:00
2012-10-15 11:53:47 -07:00
2012-09-01 14:58:10 +02:00
2012-09-25 15:05:44 -07:00
2012-09-02 14:18:52 +02:00
2012-09-25 14:49:18 -07:00
2012-10-15 11:54:03 -07:00
2012-09-05 17:33:26 -05:00
2012-09-18 12:01:52 -07:00
2012-10-15 11:53:59 -07:00
2012-08-08 10:24:41 +09:00
2012-10-03 02:04:24 +02:00
2012-10-01 10:02:14 -07:00
2012-09-26 12:36:29 -05:00
2012-10-15 11:54:02 -07:00
2012-10-15 11:53:59 -07:00
2012-09-25 14:49:17 -07:00
833b6435de