wdenk 9aea95307f Patch by Jon Loeliger, 16 Jul 2004:
- support larger DDR memories up to 2G on the PC8540/8560ADS and
  STXGP3 boards
- Made MPC8540/8560ADS be 33Mhz PCI by default.
- Removed moldy CONFIG_RAM_AS_FLASH, CFG_FLASH_PORT_WIDTH_16
  and CONFIG_L2_INIT_RAM options.
- Refactor Local Bus initialization out of SDRAM setup.
- Re-implement new version of LBC11/DDR11 errata workarounds.
- Moved board specific PCI init parts out of CPU directory.
- Added TLB entry for PCI-1 IO Memory
- Updated README.mpc85xxads
2004-08-01 23:02:45 +00:00
..
2004-08-01 22:48:16 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2004-02-06 23:19:44 +00:00
2003-06-27 21:31:46 +00:00
2003-10-09 20:09:04 +00:00
2003-10-09 20:09:04 +00:00
2003-06-27 21:31:46 +00:00
2003-07-15 20:04:06 +00:00
2003-06-27 21:31:46 +00:00
2004-08-01 22:48:16 +00:00
2004-08-01 22:48:16 +00:00
2004-01-02 14:00:00 +00:00
2004-08-01 22:48:16 +00:00
2003-06-27 21:31:46 +00:00
2003-06-19 23:40:20 +00:00
2004-08-01 23:02:45 +00:00
2003-06-27 21:31:46 +00:00
2004-07-10 21:45:47 +00:00
2003-05-31 18:35:21 +00:00
2004-04-18 21:13:41 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2004-04-25 13:18:40 +00:00
2004-01-02 16:05:07 +00:00
2004-07-11 19:17:20 +00:00
2004-07-09 23:27:13 +00:00
2003-06-27 21:31:46 +00:00
2004-08-01 22:48:16 +00:00
2004-05-19 21:33:14 +00:00
2003-10-08 23:26:14 +00:00
2004-04-18 17:39:38 +00:00
2003-05-31 18:35:21 +00:00
2004-06-07 23:46:25 +00:00
2003-06-27 21:31:46 +00:00
2004-03-25 15:14:43 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2004-08-01 22:48:16 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2003-03-06 00:58:30 +00:00
2003-06-27 21:31:46 +00:00
2004-02-23 16:11:30 +00:00
2003-06-27 21:31:46 +00:00
2004-05-03 20:45:30 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00