Jon Loeliger
cfc7a7f5bb
cpu/86xx fixes.
...
Remove rev 1 fixes.
Always set PICGCR_MODE.
Enable machine check and provide board config option
to set and handle SoC error interrupts.
Include MSSSR0 in error message.
Isolate a RAMBOOT bit of code with #ifdef CFG_RAMBOOT.
Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com>
Signed-off-by: Jon Loeliger <jdl@freescale.com>
2007-08-10 11:02:32 -05:00
..
2007-07-10 10:27:39 -05:00
2007-05-09 11:41:58 +01:00
2007-08-07 22:30:29 +02:00
2006-10-28 17:13:12 +02:00
2006-10-09 01:02:05 +02:00
2006-10-09 01:02:05 +02:00
2006-10-09 01:02:05 +02:00
2006-10-09 01:02:05 +02:00
2007-04-18 16:53:52 +02:00
2007-04-05 18:33:04 +08:00
2007-04-05 18:31:18 +08:00
2007-04-05 18:31:18 +08:00
2007-07-10 10:27:39 -05:00
2007-07-09 18:57:22 -05:00
2006-10-09 01:02:05 +02:00
2007-07-10 10:27:39 -05:00
2007-07-09 19:06:00 -05:00
2007-07-09 19:06:00 -05:00
2007-07-09 19:06:00 -05:00
2007-08-07 22:30:29 +02:00
2007-07-10 10:27:39 -05:00
2007-08-10 01:13:11 -05:00
2007-07-10 10:27:39 -05:00
2007-08-10 11:02:32 -05:00
2007-08-02 21:27:46 +02:00
2007-07-09 19:06:00 -05:00
2007-07-09 19:06:00 -05:00
2007-07-10 10:27:39 -05:00
2007-07-09 18:57:22 -05:00
2007-07-09 18:57:22 -05:00
2007-08-07 22:30:29 +02:00
2007-04-03 14:27:08 +02:00
2006-10-09 01:02:05 +02:00
2006-10-09 01:02:05 +02:00