Haiying Wang dbbbb3abef Make DDR interleaving mode work correctly
Fix some bugs:
  1. Correctly set intlv_ctl in cs_config.
  2. Correctly set sa, ea in cs_bnds when bank interleaving mode is enabled.
  3. Set base_address and total memory for each ddr controller in memory
     controller interleaving mode.

Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
2008-10-18 21:54:04 +02:00
..
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-09-19 11:05:22 +09:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:01 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-08-27 11:43:54 -05:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-09-22 22:07:20 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00