York Sun ffd06e0231 powerpc/mpc85xx: Rewrite spin table to comply with ePAPR v1.1
Move spin table to cached memory to comply with ePAPR v1.1.
Load R3 with 64-bit value if CONFIG_SYS_PPC64 is defined.

'M' bit is set for DDR TLB to maintain cache coherence.

See details in doc/README.mpc85xx-spin-table.

Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2012-10-22 14:31:32 -05:00
..
2012-06-07 23:29:19 +02:00
2010-09-21 21:39:31 +02:00
2011-11-03 20:44:58 +01:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2012-10-22 14:31:23 -05:00
2012-10-22 14:31:23 -05:00
2011-03-27 19:18:37 +02:00