202 lines
5.8 KiB
C
202 lines
5.8 KiB
C
#ifndef __APIC_H__
|
|
#define __APIC_H__
|
|
|
|
#define APIC_ENABLE 0x100
|
|
#define APIC_FOCUS_DISABLED (1 << 9)
|
|
#define APIC_SIV 0xFF
|
|
|
|
#define APIC_TDCR_2 0x00
|
|
#define APIC_TDCR_4 0x01
|
|
#define APIC_TDCR_8 0x02
|
|
#define APIC_TDCR_16 0x03
|
|
#define APIC_TDCR_32 0x08
|
|
#define APIC_TDCR_64 0x09
|
|
#define APIC_TDCR_128 0x0a
|
|
#define APIC_TDCR_1 0x0b
|
|
|
|
#define APIC_LVTT_VECTOR_MASK 0x000000FF
|
|
#define APIC_LVTT_DS_PENDING (1 << 12)
|
|
#define APIC_LVTT_MASK (1 << 16)
|
|
#define APIC_LVTT_TM (1 << 17)
|
|
|
|
#define APIC_LVT_IIPP_MASK 0x00002000
|
|
#define APIC_LVT_IIPP_AH 0x00002000
|
|
#define APIC_LVT_IIPP_AL 0x00000000
|
|
|
|
#define IOAPIC_REGSEL 0x0
|
|
#define IOAPIC_RW 0x10
|
|
|
|
#define APIC_ICR_DM_MASK 0x00000700
|
|
#define APIC_ICR_VECTOR APIC_LVTT_VECTOR_MASK
|
|
#define APIC_ICR_DM_FIXED (0 << 8)
|
|
#define APIC_ICR_DM_LOWEST_PRIORITY (1 << 8)
|
|
#define APIC_ICR_DM_SMI (2 << 8)
|
|
#define APIC_ICR_DM_RESERVED (3 << 8)
|
|
#define APIC_ICR_DM_NMI (4 << 8)
|
|
#define APIC_ICR_DM_INIT (5 << 8)
|
|
#define APIC_ICR_DM_STARTUP (6 << 8)
|
|
#define APIC_ICR_DM_EXTINT (7 << 8)
|
|
|
|
#define APIC_ICR_DM_PHYSICAL (0 << 11)
|
|
#define APIC_ICR_DM_LOGICAL (1 << 11)
|
|
|
|
#define APIC_ICR_DELIVERY_PENDING (1 << 12)
|
|
|
|
#define APIC_ICR_INT_POLARITY (1 << 13)
|
|
|
|
#define APIC_ICR_LEVEL_ASSERT (1 << 14)
|
|
#define APIC_ICR_LEVEL_DEASSERT (0 << 14)
|
|
|
|
#define APIC_ICR_TRIGGER (1 << 15)
|
|
|
|
#define APIC_ICR_INT_MASK (1 << 16)
|
|
|
|
#define APIC_ICR_DEST_FIELD (0 << 18)
|
|
#define APIC_ICR_DEST_SELF (1 << 18)
|
|
#define APIC_ICR_DEST_ALL (2 << 18)
|
|
#define APIC_ICR_DEST_ALL_BUT_SELF (3 << 18)
|
|
|
|
#define LOCAL_APIC_DEF_ADDR 0xfee00000 /* default local apic address */
|
|
#define IO_APIC_DEF_ADDR 0xfec00000 /* default i/o apic address */
|
|
|
|
#define LAPIC_ID (lapic_addr + 0x020)
|
|
#define LAPIC_VERSION (lapic_addr + 0x030)
|
|
#define LAPIC_TPR (lapic_addr + 0x080)
|
|
#define LAPIC_EOI (lapic_addr + 0x0b0)
|
|
#define LAPIC_LDR (lapic_addr + 0x0d0)
|
|
#define LAPIC_DFR (lapic_addr + 0x0e0)
|
|
#define LAPIC_SIVR (lapic_addr + 0x0f0)
|
|
#define LAPIC_ISR (lapic_addr + 0x100)
|
|
#define LAPIC_TMR (lapic_addr + 0x180)
|
|
#define LAPIC_IRR (lapic_addr + 0x200)
|
|
#define LAPIC_ESR (lapic_addr + 0x280)
|
|
#define LAPIC_ICR1 (lapic_addr + 0x300)
|
|
#define LAPIC_ICR2 (lapic_addr + 0x310)
|
|
#define LAPIC_LVTTR (lapic_addr + 0x320)
|
|
#define LAPIC_LVTTMR (lapic_addr + 0x330)
|
|
#define LAPIC_LVTPCR (lapic_addr + 0x340)
|
|
#define LAPIC_LINT0 (lapic_addr + 0x350)
|
|
#define LAPIC_LINT1 (lapic_addr + 0x360)
|
|
#define LAPIC_LVTER (lapic_addr + 0x370)
|
|
#define LAPIC_TIMER_ICR (lapic_addr + 0x380)
|
|
#define LAPIC_TIMER_CCR (lapic_addr + 0x390)
|
|
#define LAPIC_TIMER_DCR (lapic_addr + 0x3e0)
|
|
|
|
#define IOAPIC_ID 0x0
|
|
#define IOAPIC_VERSION 0x1
|
|
#define IOAPIC_ARB 0x2
|
|
#define IOAPIC_REDIR_TABLE 0x10
|
|
|
|
#define APIC_TIMER_INT_VECTOR 0xf0
|
|
#define APIC_SMP_SCHED_PROC_VECTOR 0xf1
|
|
#define APIC_SMP_CPU_HALT_VECTOR 0xf2
|
|
#define APIC_ERROR_INT_VECTOR 0xfe
|
|
#define APIC_SPURIOUS_INT_VECTOR 0xff
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#include "kernel/kernel.h"
|
|
|
|
EXTERN vir_bytes lapic_addr;
|
|
EXTERN vir_bytes lapic_eoi_addr;
|
|
EXTERN int ioapic_enabled;
|
|
EXTERN int bsp_lapic_id;
|
|
|
|
#define MAX_NR_IOAPICS 32
|
|
#define MAX_IOAPIC_IRQS 64
|
|
|
|
EXTERN int ioapic_enabled;
|
|
|
|
struct io_apic {
|
|
unsigned id;
|
|
vir_bytes addr; /* presently used address */
|
|
phys_bytes paddr; /* where is it inphys space */
|
|
vir_bytes vaddr; /* adress after paging s on */
|
|
unsigned pins;
|
|
unsigned gsi_base;
|
|
};
|
|
|
|
EXTERN struct io_apic io_apic[MAX_NR_IOAPICS];
|
|
EXTERN unsigned nioapics;
|
|
|
|
EXTERN u32_t lapic_addr_vaddr; /* we remember the virtual address here until we
|
|
switch to paging */
|
|
|
|
_PROTOTYPE (int lapic_enable, (unsigned cpu));
|
|
_PROTOTYPE (void ioapic_unmask_irq, (unsigned irq));
|
|
_PROTOTYPE (void ioapic_mask_irq, (unsigned irq));
|
|
_PROTOTYPE (void ioapic_reset_pic, (void));
|
|
|
|
EXTERN int ioapic_enabled;
|
|
EXTERN unsigned nioapics;
|
|
|
|
_PROTOTYPE (void lapic_microsec_sleep, (unsigned count));
|
|
_PROTOTYPE (void ioapic_disable_irqs, (u32_t irqs));
|
|
_PROTOTYPE (void ioapic_enable_irqs, (u32_t irqs));
|
|
|
|
_PROTOTYPE (int lapic_enable, (unsigned cpu));
|
|
_PROTOTYPE (void lapic_disable, (void));
|
|
|
|
_PROTOTYPE (void ioapic_disable_all, (void));
|
|
_PROTOTYPE (int ioapic_enable_all, (void));
|
|
|
|
_PROTOTYPE(int detect_ioapics, (void));
|
|
_PROTOTYPE(void apic_idt_init, (int reset));
|
|
|
|
#ifdef CONFIG_SMP
|
|
_PROTOTYPE(int apic_send_startup_ipi, (unsigned cpu, phys_bytes trampoline));
|
|
_PROTOTYPE(int apic_send_init_ipi, (unsigned cpu, phys_bytes trampoline));
|
|
_PROTOTYPE(unsigned int apicid, (void));
|
|
_PROTOTYPE(void ioapic_set_id, (u32_t addr, unsigned int id));
|
|
#else
|
|
_PROTOTYPE(int apic_single_cpu_init, (void));
|
|
#endif
|
|
|
|
_PROTOTYPE(void lapic_set_timer_periodic, (const unsigned freq));
|
|
_PROTOTYPE(void lapic_set_timer_one_shot, (const u32_t value));
|
|
_PROTOTYPE(void lapic_stop_timer, (void));
|
|
_PROTOTYPE(void lapic_restart_timer, (void));
|
|
|
|
_PROTOTYPE(void ioapic_set_irq, (unsigned irq));
|
|
_PROTOTYPE(void ioapic_unset_irq, (unsigned irq));
|
|
|
|
/* signal the end of interrupt handler to apic */
|
|
#define apic_eoi() do { *((volatile u32_t *) lapic_eoi_addr) = 0; } while(0)
|
|
|
|
_PROTOTYPE(void ioapic_eoi, (int irq));
|
|
|
|
_PROTOTYPE(void dump_apic_irq_state, (void));
|
|
|
|
_PROTOTYPE(void apic_send_ipi, (unsigned vector, unsigned cpu, int type));
|
|
|
|
_PROTOTYPE(void apic_ipi_sched_intr, (void));
|
|
_PROTOTYPE(void apic_ipi_halt_intr, (void));
|
|
|
|
#define APIC_IPI_DEST 0
|
|
#define APIC_IPI_SELF 1
|
|
#define APIC_IPI_TO_ALL 2
|
|
#define APIC_IPI_TO_ALL_BUT_SELF 3
|
|
|
|
#define apic_send_ipi_single(vector,cpu) \
|
|
apic_send_ipi(vector, cpu, APIC_IPI_DEST);
|
|
#define apic_send_ipi_self(vector) \
|
|
apic_send_ipi(vector, 0, APIC_IPI_SELF)
|
|
#define apic_send_ipi_all(vector) \
|
|
apic_send_ipi (vector, 0, APIC_IPI_TO_ALL)
|
|
#define apic_send_ipi_allbutself(vector) \
|
|
apic_send_ipi (vector, 0, APIC_IPI_TO_ALL_BUT_SELF);
|
|
|
|
|
|
#include <minix/cpufeature.h>
|
|
|
|
#define cpu_feature_apic_on_chip() _cpufeature(_CPUF_I386_APIC_ON_CHIP)
|
|
|
|
#define lapic_read(what) (*((volatile u32_t *)((what))))
|
|
#define lapic_write(what, data) do { \
|
|
(*((volatile u32_t *)((what)))) = data; \
|
|
} while(0)
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#endif /* __APIC_H__ */
|