133 lines
5.6 KiB
C
133 lines
5.6 KiB
C
#ifndef __SYS_VM_ARM_H__
|
|
#define __SYS_VM_ARM_H__
|
|
/*
|
|
arm/vm.h
|
|
*/
|
|
|
|
#define ARM_PAGE_SIZE 4096 /* small page on ARM */
|
|
#define ARM_SECTION_SIZE (1024 * 1024) /* 1 MB section */
|
|
#define ARM_BIG_PAGE_SIZE (ARM_SECTION_SIZE)
|
|
|
|
/* Page table specific flags. */
|
|
#define ARM_VM_PAGETABLE (1 << 1) /* Page table */
|
|
#define ARM_VM_PTE_PRESENT (1 << 1) /* Page is present */
|
|
#define ARM_VM_PTE_BUFFERABLE (1 << 2) /* Bufferable */
|
|
#define ARM_VM_PTE_CACHEABLE (1 << 3) /* Cacheable */
|
|
#define ARM_VM_PTE_SUPER (0x1 << 4) /* Super access only AP[1:0] */
|
|
#define ARM_VM_PTE_USER (0x3 << 4) /* Super/User access AP[1:0] */
|
|
#define ARM_VM_PTE_RO (1 << 9) /* Read only access AP[2] */
|
|
#define ARM_VM_PTE_RW (0 << 9) /* Read-write access AP[2] */
|
|
#define ARM_VM_PTE_SHAREABLE (1 << 10) /* Shareable */
|
|
#define ARM_VM_PTE_NOTGLOBAL (1 << 11) /* Not Global */
|
|
/* inner and outer write-back, write-allocate */
|
|
#define ARM_VM_PTE_WB ((0x5 << 6) | ARM_VM_PTE_BUFFERABLE)
|
|
/* inner and outer write-through, no write-allocate */
|
|
#define ARM_VM_PTE_WT ((0x6 << 6) | ARM_VM_PTE_CACHEABLE)
|
|
/* shareable device */
|
|
#define ARM_VM_PTE_DEVICE (ARM_VM_PTE_BUFFERABLE)
|
|
|
|
#define ARM_VM_ADDR_MASK 0xFFFFF000 /* physical address */
|
|
#define ARM_VM_ADDR_MASK_1MB 0xFFF00000 /* physical address */
|
|
#define ARM_VM_OFFSET_MASK_1MB 0x000FFFFF /* physical address */
|
|
|
|
/* Big page (1MB section) specific flags. */
|
|
#define ARM_VM_SECTION (1 << 1) /* 1MB section */
|
|
#define ARM_VM_SECTION_PRESENT (1 << 1) /* Section is present */
|
|
#define ARM_VM_SECTION_BUFFERABLE (1 << 2) /* Bufferable */
|
|
#define ARM_VM_SECTION_CACHEABLE (1 << 3) /* Cacheable */
|
|
#define ARM_VM_SECTION_DOMAIN (0xF << 5) /* Domain Number */
|
|
#define ARM_VM_SECTION_SUPER (0x1 << 10) /* Super access only AP[1:0] */
|
|
#define ARM_VM_SECTION_USER (0x3 << 10) /* Super/User access AP[1:0] */
|
|
#define ARM_VM_SECTION_RO (1 << 15) /* Read only access AP[2] */
|
|
#define ARM_VM_SECTION_SHAREABLE (1 << 16) /* Shareable */
|
|
#define ARM_VM_SECTION_NOTGLOBAL (1 << 17) /* Not Global */
|
|
/* inner and outer write-back, write-allocate */
|
|
#define ARM_VM_SECTION_WB ((0x5 << 12) | ARM_VM_SECTION_BUFFERABLE)
|
|
/* inner and outer write-through, no write-allocate */
|
|
#define ARM_VM_SECTION_WT ((0x6 << 12) | ARM_VM_SECTION_CACHEABLE)
|
|
/* shareable device */
|
|
#define ARM_VM_SECTION_DEVICE (ARM_VM_SECTION_BUFFERABLE)
|
|
#define ARM_VM_BIGPAGE (ARM_VM_SECTION) /* 1MB section */
|
|
|
|
/* Page directory specific flags. */
|
|
#define ARM_VM_PAGEDIR (1 << 0) /* Page directory */
|
|
#define ARM_VM_PDE_PRESENT (1 << 0) /* Page directory is present */
|
|
#define ARM_VM_PDE_DOMAIN (0xF << 5) /* Domain Number */
|
|
|
|
#define ARM_VM_PT_ENT_SIZE 4 /* Size of a page table entry */
|
|
#define ARM_VM_DIR_ENT_SIZE 4 /* Size of a page dir entry */
|
|
#define ARM_VM_DIR_ENTRIES 4096 /* Number of entries in a page dir */
|
|
#define ARM_VM_DIR_ENT_SHIFT 20 /* Shift to get entry in page dir. */
|
|
#define ARM_VM_PT_ENT_SHIFT 12 /* Shift to get entry in page table */
|
|
#define ARM_VM_PT_ENT_MASK 0xFF /* Mask to get entry in page table */
|
|
#define ARM_VM_PT_ENTRIES 256 /* Number of entries in a page table */
|
|
|
|
/* ARM paging 'functions' */
|
|
#define ARM_VM_PTE(v) (((v) >> ARM_VM_PT_ENT_SHIFT) & ARM_VM_PT_ENT_MASK)
|
|
#define ARM_VM_PDE(v) ( (v) >> ARM_VM_DIR_ENT_SHIFT)
|
|
#define ARM_VM_PFA(e) ( (e) & ARM_VM_ADDR_MASK)
|
|
|
|
#define ARM_VM_PTE_SHIFT 12
|
|
#define ARM_VM_PTE_MASK (~((1 << ARM_VM_PTE_SHIFT) - 1))
|
|
#define ARM_VM_PDE_SHIFT 10
|
|
#define ARM_VM_PDE_MASK (~((1 << ARM_VM_PDE_SHIFT) - 1))
|
|
#define ARM_VM_SECTION_SHIFT 20
|
|
#define ARM_VM_SECTION_MASK (~((1 << ARM_VM_SECTION_SHIFT) - 1))
|
|
|
|
#define ARM_VM_DIR_SIZE (ARM_VM_DIR_ENTRIES * ARM_VM_DIR_ENT_SIZE)
|
|
#define ARM_PAGEDIR_SIZE (ARM_VM_DIR_SIZE)
|
|
#define ARM_VM_PT_SIZE (ARM_VM_PT_ENTRIES * ARM_VM_PT_ENT_SIZE)
|
|
#define ARM_PAGETABLE_SIZE (ARM_VM_PT_SIZE)
|
|
|
|
/* ARM pagefault status bits */
|
|
#define ARM_VM_PFE_ALIGN 0x01 /* Pagefault caused by Alignment fault */
|
|
#define ARM_VM_PFE_IMAINT 0x04 /* Caused by Instruction cache
|
|
maintenance fault */
|
|
#define ARM_VM_PFE_TTWALK_L1ABORT 0x0c /* Caused by Synchronous external abort
|
|
* on translation table walk (Level 1)
|
|
*/
|
|
#define ARM_VM_PFE_TTWALK_L2ABORT 0x0e /* Caused by Synchronous external abort
|
|
* on translation table walk (Level 2)
|
|
*/
|
|
#define ARM_VM_PFE_TTWALK_L1PERR 0x1c /* Caused by Parity error
|
|
* on translation table walk (Level 1)
|
|
*/
|
|
#define ARM_VM_PFE_TTWALK_L2PERR 0x1e /* Caused by Parity error
|
|
* on translation table walk (Level 2)
|
|
*/
|
|
#define ARM_VM_PFE_L1TRANS 0x05 /* Caused by Translation fault (Level 1)
|
|
*/
|
|
#define ARM_VM_PFE_L2TRANS 0x07 /* Caused by Translation fault (Level 2)
|
|
*/
|
|
#define ARM_VM_PFE_L1ACCESS 0x03 /* Caused by Access flag fault (Level 1)
|
|
*/
|
|
#define ARM_VM_PFE_L2ACCESS 0x06 /* Caused by Access flag fault (Level 2)
|
|
*/
|
|
#define ARM_VM_PFE_L1DOMAIN 0x09 /* Caused by Domain fault (Level 1)
|
|
*/
|
|
#define ARM_VM_PFE_L2DOMAIN 0x0b /* Caused by Domain fault (Level 2)
|
|
*/
|
|
#define ARM_VM_PFE_L1PERM 0x0d /* Caused by Permission fault (Level 1)
|
|
*/
|
|
#define ARM_VM_PFE_L2PERM 0x0f /* Caused by Permission fault (Level 2)
|
|
*/
|
|
#define ARM_VM_PFE_DEBUG 0x02 /* Caused by Debug event */
|
|
#define ARM_VM_PFE_ABORT 0x08 /* Caused by Synchronous external abort
|
|
*/
|
|
#define ARM_VM_PFE_TLB_CONFLICT 0x10 /* Caused by TLB conflict abort
|
|
*/
|
|
#define ARM_VM_PFE_W (1<<11) /* Caused by write (otherwise read) */
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#include <minix/type.h>
|
|
|
|
/* structure used by VM to pass data to the kernel while enabling paging */
|
|
struct vm_ep_data {
|
|
struct mem_map * mem_map;
|
|
vir_bytes data_seg_limit;
|
|
};
|
|
#endif
|
|
|
|
#endif /* __SYS_VM_ARM_H__ */
|