TheCloud/Digital
1
0
Fork 0
mirror of https://github.com/hneemann/Digital.git synced 2025-09-15 07:48:29 -04:00
Code Issues Packages Projects Releases Wiki Activity

generified vhdl template for new BlockRam, see #232

Browse Source
This commit is contained in:
hneemann 2019-01-24 17:26:25 +01:00
parent c0b139741e
commit 0264c225eb
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/resources/vhdl2/DIG_BlockRAMDualPortMasked.tem
View File

@ -3,14 +3,16 @@ USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
<?
entityName := "BlockRam_D"+elem.Bits+"A"+elem.AddrBits;
entityName := "BlockRam_D"+elem.Bits;
maskBits := elem.Bits / 8;
?>
entity <?=entityName?> is
generic (
AddrBits : integer ); <? vhdl.registerGeneric("AddrBits");?>
port (
D: out std_logic_vector (<?=elem.Bits-1?> downto 0);
A: in std_logic_vector (<?=elem.AddrBits-1?> downto 0);
A: in std_logic_vector ((AddrBits-1) downto 0);
Din: in std_logic_vector (<?=elem.Bits-1?> downto 0);
str: in <?
if (maskBits=1) {
@ -22,7 +24,7 @@ entity <?=entityName?> is
end <?=entityName?>;
architecture Behavioral of <?=entityName?> is
type memoryType is array(0 to <?=(1<<elem.AddrBits)-1?>) of std_logic_vector(<?=elem.Bits-1?> downto 0);
type memoryType is array(0 to (2**AddrBits)-1) of std_logic_vector(<?=elem.Bits-1?> downto 0);
signal memory : memoryType;
signal rData : std_logic_vector (<?=elem.Bits-1?> downto 0) := (others => '0');
begin