mirror of
https://github.com/hneemann/Digital.git
synced 2025-09-13 06:49:36 -04:00
enables at least one verilog test, see #394
This commit is contained in:
parent
a4a3ff5d60
commit
13c555fbd1
@ -72,17 +72,19 @@ public class VerilogSimulatorTest extends TestCase {
|
|||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
/*
|
|
||||||
public void testInSimulatorInOut() throws Exception {
|
public void testInSimulatorInOut() throws Exception {
|
||||||
File examples = new File(Resources.getRoot(), "/dig/test/pinControl");
|
File examples = new File(Resources.getRoot(), "/dig/test/pinControl");
|
||||||
try {
|
try {
|
||||||
int tested = new FileScanner(this::checkVerilogExport).noOutput().scan(examples);
|
int tested = new FileScanner(f -> {
|
||||||
|
if (!f.getName().equals("uniTest.dig"))
|
||||||
|
checkVerilogExport(f);
|
||||||
|
}).noOutput().scan(examples);
|
||||||
assertEquals(2, tested);
|
assertEquals(2, tested);
|
||||||
assertEquals(2, testBenches);
|
assertEquals(1, testBenches);
|
||||||
} catch (FileScanner.SkipAllException e) {
|
} catch (FileScanner.SkipAllException e) {
|
||||||
// if iverilog is not installed its also ok
|
// if iverilog is not installed its also ok
|
||||||
}
|
}
|
||||||
}/**/
|
}
|
||||||
|
|
||||||
|
|
||||||
public void testDistributedInSimulator() throws Exception {
|
public void testDistributedInSimulator() throws Exception {
|
||||||
|
Loading…
x
Reference in New Issue
Block a user