hneemann
|
71b06ad040
|
refactoring of builder classes
|
2016-05-29 18:22:13 +02:00 |
|
hneemann
|
7bcd679edf
|
refactoring of builder classes
|
2016-05-29 18:17:11 +02:00 |
|
hneemann
|
431bf6dae1
|
refactoring of builder classes
|
2016-05-29 18:04:18 +02:00 |
|
hneemann
|
7f5ab52490
|
fixed some checkstyle and findbugs issues
|
2016-05-29 11:16:34 +02:00 |
|
hneemann
|
da009d9e55
|
added assembler for Lattice GAL16V8 to the GUI
|
2016-05-29 10:59:12 +02:00 |
|
hneemann
|
3c3233b51b
|
fixed broken test
|
2016-05-28 22:55:33 +02:00 |
|
hneemann
|
60db8f69f1
|
typo
|
2016-05-28 22:53:09 +02:00 |
|
hneemann
|
8f485264b7
|
added a first support for the Lattice GAL16V8
|
2016-05-28 22:49:23 +02:00 |
|
hneemann
|
6b2ece87c7
|
added a fuse map filler to fill an expression into the map
|
2016-05-28 18:52:57 +02:00 |
|
hneemann
|
6224f360e4
|
added a fuse map and a jedec writer
|
2016-05-28 17:41:19 +02:00 |
|
hneemann
|
4ae3c8487e
|
fixed wrong pin labels at RS flipflop
|
2016-05-27 20:59:10 +02:00 |
|
hneemann
|
c4457aee59
|
typo
|
2016-05-24 18:17:44 +02:00 |
|
hneemann
|
535c3946b9
|
Merge remote-tracking branch 'remotes/origin/master'
|
2016-05-24 18:07:44 +02:00 |
|
helmut.neemann
|
ee603af1d3
|
Merge branch 'master' of https://bitbucket.org/hneemann/digital
|
2016-05-24 10:24:32 +02:00 |
|
helmut.neemann
|
487c11af51
|
CUPL export creates a subfolder for CUPL file
|
2016-05-24 10:17:16 +02:00 |
|
hneemann
|
4edfdd405b
|
CuplCreator checks if variable names are valid in CUPL.
|
2016-05-23 15:51:40 +02:00 |
|
hneemann
|
662f940f9d
|
typo
|
2016-05-23 14:27:58 +02:00 |
|
hneemann
|
69a5d4f715
|
typo
|
2016-05-23 14:27:08 +02:00 |
|
hneemann
|
68fdfbc683
|
added ok button to ElementOrderer
|
2016-05-23 14:15:39 +02:00 |
|
hneemann
|
87eb1728fc
|
added a test for the CUPL builder
|
2016-05-23 13:27:53 +02:00 |
|
hneemann
|
fbc2e4c60a
|
fixed a checkstyle issue
|
2016-05-23 13:26:50 +02:00 |
|
hneemann
|
730842e66b
|
added a test for the CUPL builder
|
2016-05-23 13:17:46 +02:00 |
|
hneemann
|
c8cb9e386e
|
added a test for the CUPL builder
|
2016-05-23 12:52:15 +02:00 |
|
helmut.neemann
|
7dd757644d
|
Show error if not allowed variable names are used in CUPL export.
|
2016-05-23 12:21:27 +02:00 |
|
helmut.neemann
|
dfe84fd48b
|
Show error if not allowed variable names are used in CUPL export.
|
2016-05-23 12:19:06 +02:00 |
|
hneemann
|
dfb5129535
|
fixed broken test
|
2016-05-22 22:42:39 +02:00 |
|
hneemann
|
964cb72d76
|
fixed background color bug
|
2016-05-22 22:23:23 +02:00 |
|
hneemann
|
7893063df2
|
better reordering in the truth table
|
2016-05-22 22:13:43 +02:00 |
|
hneemann
|
4fee86024b
|
now ist possible to remove columns
|
2016-05-22 20:56:36 +02:00 |
|
hneemann
|
07daa504d3
|
added two examples
|
2016-05-22 15:35:48 +02:00 |
|
hneemann
|
2e6789a66d
|
added a test for the CUPL builder
|
2016-05-21 14:41:03 +02:00 |
|
hneemann
|
812aac78c6
|
typo
|
2016-05-21 14:14:20 +02:00 |
|
hneemann
|
bf65f6cee4
|
added a first version of a CUPL export
|
2016-05-21 13:59:02 +02:00 |
|
hneemann
|
a2c761266b
|
analyser is able to analyse sequential circuits build with D flipflops
|
2016-05-21 11:55:17 +02:00 |
|
hneemann
|
9123aba31c
|
introduced unmodifiable arrays
|
2016-05-21 10:49:24 +02:00 |
|
hneemann
|
1488f6e7d9
|
introduced unmodifiable arrays
|
2016-05-20 23:18:47 +02:00 |
|
hneemann
|
05b1ddeb38
|
typo
|
2016-05-20 21:13:10 +02:00 |
|
hneemann
|
ad2c0ca9f3
|
removed old circuits from example folder
|
2016-05-20 18:55:29 +02:00 |
|
hneemann
|
8446e248dd
|
added german readme
|
2016-05-20 18:42:56 +02:00 |
|
hneemann
|
3d29baba58
|
added a test case for sequential logic
|
2016-05-20 11:41:57 +02:00 |
|
hneemann
|
533f4d81ac
|
added a variable rotate
|
2016-05-20 11:13:36 +02:00 |
|
hneemann
|
d85e242d0d
|
sequential clock is configured to run at real time
|
2016-05-20 11:00:33 +02:00 |
|
hneemann
|
987a10f254
|
sequential logic has a better layout now.
|
2016-05-20 10:32:35 +02:00 |
|
hneemann
|
866a0072b1
|
made sequential experimental and predefine tables with a counter
|
2016-05-20 09:10:29 +02:00 |
|
hneemann
|
c3ebfe1acc
|
First version able to create sequential logic.
|
2016-05-19 20:54:55 +02:00 |
|
hneemann
|
872a11ccf9
|
First version able to create sequential logic.
|
2016-05-19 20:46:20 +02:00 |
|
hneemann
|
c5f7c7f6a6
|
recalculate wires if wires are deleted
|
2016-05-19 17:49:34 +02:00 |
|
helmut.neemann
|
155da59840
|
Added tooltips for inputs and outputs
|
2016-05-19 12:04:04 +02:00 |
|
helmut.neemann
|
9147ee571b
|
if local language is english the IEEE shapes are the default
|
2016-05-19 08:06:15 +02:00 |
|
hneemann
|
37d468f3bb
|
add forgotten icons
|
2016-05-18 18:43:01 +02:00 |
|