Laurence Withers
88ac6b9d14
DaVinci DA850: UART2 clock ID comes from ASYNC3
...
On the DA830, UART2's clock is derived from PLL controller 0 output 2.
On the DA850, it is in the ASYNC3 group, and may be switched between PLL
controller 0 or 1. Fix the definition of the ID to match.
Signed-off-by: Laurence Withers <lwithers@guralp.com>
Cc: Tom Rini <trini@ti.com>
Cc: Prabhakar Lad <prabhakar.csengg@gmail.com>
2012-09-01 14:58:14 +02:00
..
2012-09-01 14:58:13 +02:00
2012-03-19 00:08:26 +01:00
2012-07-07 14:07:30 +02:00
2012-09-01 14:58:14 +02:00
2012-07-31 08:02:28 +02:00
2012-03-26 23:09:26 +02:00
2012-07-07 14:07:33 +02:00
2012-05-15 08:31:21 +02:00
2012-07-31 08:00:57 +02:00
2012-07-31 08:00:57 +02:00
2012-05-15 08:31:34 +02:00
2012-02-12 10:11:26 +01:00
2012-07-07 14:07:27 +02:00
2012-07-11 10:54:29 +02:00
2012-07-11 10:54:29 +02:00
2012-09-01 14:58:11 +02:00
2012-07-07 14:07:35 +02:00
2012-07-07 14:07:35 +02:00
2012-02-12 10:11:28 +01:00
2012-07-31 08:02:41 +02:00
2012-07-07 14:07:25 +02:00
2012-07-07 14:07:43 +02:00
2012-07-09 22:44:34 +02:00
2012-07-31 08:00:57 +02:00
2012-03-27 22:05:29 +02:00
2012-02-12 10:11:31 +01:00
2012-09-01 14:58:12 +02:00
2012-08-09 21:46:32 +02:00
2012-01-09 20:10:32 -06:00
2012-05-15 08:31:26 +02:00
2012-07-07 14:07:23 +02:00
2012-07-07 14:07:44 +02:00
2012-05-15 17:32:05 -05:00