1939 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
hneemann	401a52220c	minor refactorings	2017-08-20 10:02:25 +02:00
hneemann	95cad0f8e6	removed ToDo	2017-08-19 21:58:41 +02:00
hneemann	f292b4665a	minor modifications on KV map	2017-08-19 20:26:04 +02:00
hneemann	f0aa538649	centered the headers if possible	2017-08-19 17:51:35 +02:00
hneemann	c7b0842376	insets to covers	2017-08-19 17:19:57 +02:00
hneemann	7aa3b72b37	added color to covers	2017-08-19 16:31:31 +02:00
hneemann	35f1c287f0	fixed font size issue	2017-08-19 16:05:59 +02:00
hneemann	cdda281279	integration in table dialog	2017-08-19 16:01:18 +02:00
hneemann	03477234b3	created a header description	2017-08-19 12:06:00 +02:00
hneemann	55d67b3bec	Now you can open the documentation from the help menu.	2017-08-18 23:48:04 +02:00
hneemann	13c89894e0	XOR can have more than two inputs	2017-08-18 21:16:43 +02:00
hneemann	c1bb7e3e25	fixed an library issue which avoids library loading if there are white ... spaces somewhere in the path.	2017-08-18 19:58:26 +02:00
hneemann	bc5605a4eb	added some test cases	2017-08-18 15:48:36 +02:00
hneemann	98e0dec15f	Add BASYS3 IO map to examples	2017-08-18 14:27:50 +02:00
hneemann	096d5767f0	Allow a blank line in a descriptive text.	2017-08-18 14:26:09 +02:00
hneemann	228f0876de	updated release notes	2017-08-18 11:36:18 +02:00
hneemann	a4ea584578	updated release notes	2017-08-18 10:11:29 +02:00
hneemann	aa2c708642	updated release notes	2017-08-18 10:08:48 +02:00
hneemann	5e0dd89a95	modified english translation according embedded circuits.	2017-08-18 09:55:13 +02:00
hneemann	41484d1769	updated pdf documentation; added chapter "Hierarchical Design"	2017-08-18 09:46:27 +02:00
hneemann	cfcfd61659	first steps to implement a kv map	2017-08-18 09:07:25 +02:00
hneemann	257dbfce2e	allow cascading of counters	2017-08-17 19:17:30 +02:00
hneemann	45e30728a6	Added enable input to counter and added vhdl template for the counter.	2017-08-17 14:39:27 +02:00
hneemann	e823c3768d	Added enable input to counter and added vhdl template for the counter.	2017-08-17 14:31:27 +02:00
hneemann	79dabd4375	added a getter for the results to the ExpressionListenerStore	2017-08-17 11:26:20 +02:00
hneemann	2a3ee31c73	removed unneeded resistor	2017-08-17 11:23:32 +02:00
hneemann	f94b19a4a7	fixed some missing language keys	2017-08-16 21:04:40 +02:00
hneemann	adfeb0894f	fixed some missing language keys	2017-08-16 18:24:08 +02:00
hneemann	cbb5f54e7b	ignore probe at vhdl generation	2017-08-16 17:38:35 +02:00
hneemann	b55f908653	fixed exception if ghdl is not installed	2017-08-16 16:03:57 +02:00
hneemann	ab600af665	added processor variant which could be exported to VHDL	2017-08-16 15:34:30 +02:00
hneemann	8eb9eca342	added dual port memory	2017-08-16 11:05:58 +02:00
hneemann	af79c83a9d	renamed address bits key	2017-08-16 10:06:12 +02:00
hneemann	3a1ab52336	pull resistors are ignored	2017-08-15 20:25:42 +02:00
hneemann	e0c55b74a6	error if tristate outputs are used inside an vhdl file	2017-08-15 20:17:01 +02:00
hneemann	67e1ead91b	fixed a bug in the vhdl register template	2017-08-15 12:27:20 +02:00
hneemann	16e204ce9f	removed Break and PowerSupply from vhdl model	2017-08-15 12:26:47 +02:00
hneemann	3081633d5e	added vhdl support for pull resistors	2017-08-15 11:58:15 +02:00
hneemann	ee65b5f027	added vhdl bus example	2017-08-15 10:19:35 +02:00
hneemann	072500251f	fixed some issues in the ROM vhdl template	2017-08-15 09:52:10 +02:00
hneemann	7cd35411fa	added vhdl templates for a ROM	2017-08-14 23:49:31 +02:00
hneemann	3b78ea8433	added vhdl templates for subtract	2017-08-14 22:00:15 +02:00
hneemann	e9ddde0c73	typo	2017-08-14 18:52:49 +02:00
hneemann	327d3938ae	added vhdl for driver	2017-08-14 18:40:41 +02:00
hneemann	099d3fde32	added vhdl for driver	2017-08-14 18:33:47 +02:00
hneemann	0dea9effc3	fixed a findbugs issue	2017-08-14 16:36:11 +02:00
hneemann	ba0bf79dbf	fixed some findbugs issues	2017-08-14 16:28:38 +02:00
hneemann	cdb2eef854	added vhdl templates for async flip flops	2017-08-14 13:57:23 +02:00
hneemann	7827f6911c	moved vhdl integration test files	2017-08-14 12:57:11 +02:00
helmut.neemann	fbb8fba67c	added a BASYS3 vhdl example	2017-08-14 12:10:52 +02:00